Packaging-prior-to-etching chip-normally-bonded bump type three-dimensional system-level metal circuit board and process method thereof
A technology of etching first and then sealing metal lines, which is applied to circuits, semiconductor/solid-state device parts, semiconductor devices, etc., and can solve the problems of limiting the functionality and application performance of metal lead frames
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0209] Embodiment 1, single-layer line single-chip front-mounted single-turn pins
[0210] see Figure 27 , which is a structural schematic diagram of Embodiment 1 of a three-dimensional system-level metal circuit board with bumps mounted on chips and then sealed in the present invention, which includes a metal substrate frame 1, and base islands 2 and pins 3 are arranged in the metal substrate frame 1, The front of the base island 2 is provided with a chip 5 through a conductive or non-conductive adhesive substance 4, the front of the chip 5 is connected with the front of the pin 3 by a metal wire 6, and a conductive pillar is arranged on the front of the pin 3 7. The area around the base island 2, the area between the base island 2 and the pin 3, the area between the pin 3 and the pin 3, the area above the base island 2 and the pin 3, the base island 2 and the The area under the pin 3, the chip 5, the metal wire 6 and the conductive pillar 7 are all encapsulated with a plas...
Embodiment 2
[0264] Embodiment 2, multi-turn single-chip formal installation + passive components + electrostatic discharge ring
[0265] see Figure 28 , which is a structural schematic diagram of Embodiment 2 of the three-dimensional system-level metal circuit board with bumps mounted on the chip and then sealed in the present invention. The difference between Embodiment 2 and Embodiment 1 lies in that the conductive pillar 7 has multiple turns, and the lead Between the pin 3 and the pin 3, the passive device 10 is bridged by a conductive adhesive substance, and an electrostatic discharge ring 11 is arranged between the base island 2 and the pin 3, and the front side of the electrostatic discharge ring 11 is connected to the front side of the chip 5 The passive device 10 can be connected between the front of the pin 3 and the front of the pin 3, or between the front of the pin 3 and the front of the electrostatic discharge ring 11, or across It is connected between the front of the base...
Embodiment 3
[0266] Embodiment 3, single-circle multi-base island tiling multi-chip formal installation
[0267] see Figure 29 , which is a structural schematic diagram of Embodiment 3 of the three-dimensional system-level metal circuit board with bumps mounted on the chip before sealing the chip according to the present invention. The difference between Embodiment 3 and Embodiment 1 is that there are multiple base islands 2. Chips 5 are provided on the base island 2 through conductive or non-conductive adhesive substances 4 , and the fronts of the chips 5 are connected with the fronts of the chips 5 through metal wires 6 .
PUM
Property | Measurement | Unit |
---|---|---|
Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com