Supercharge Your Innovation With Domain-Expert AI Agents!

Memory programming method and memory

A programming method and memory technology, applied in the field of computers, can solve problems such as affected work, reduced bit line capacitance, large bit line capacitance, etc., and achieve the effects of improving overall performance, reducing bit line capacitance, and reducing area

Active Publication Date: 2014-07-16
TAIWAN SEMICON MFG CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Aiming at the problem in the related art that the area of ​​the memory array is large or the capacitance of the bit line is large and the work is affected due to the programming method of the storage unit, the present invention proposes a memory programming method and memory, which can effectively reduce the area of ​​the memory array and reduce the capacitance of the bit line

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Memory programming method and memory
  • Memory programming method and memory
  • Memory programming method and memory

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0048] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. All other embodiments obtained by persons of ordinary skill in the art based on the embodiments of the present invention belong to the protection scope of the present invention.

[0049] According to the embodiment of the present invention, the connection mode adopted by the transistors of the cell nodes in the memory array is improved.

[0050] According to one embodiment of the present invention, a memory programming method is provided.

[0051] Such as Figure 9 As shown, the memory programming method according to the embodiment of the present invention includes:

[0052] Step S901, determine a plurality of unit nodes that are continuous in each column of storage un...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a memory programming method and memory. The method includes: determining a plurality of memory cell nodes that are continuous in each column of memory cell in the memory and have a first coded value as the coded value; grouping each column of memory cell in the memory; and optimizing the code of each sub-group and making the codes of the memory cells with the first coded value continuous. By means of optimal design on the transistor connection way of each memory cell in the memory, the memory array area is effectively reduced, the number of transistors connected to a bit line is decreased, the bit line capacitance is reduced, and the overall performance of the memory is effectively improved.

Description

technical field [0001] The present invention relates to the field of computers, and in particular, to a memory programming method and memory. Background technique [0002] Generally, a memory array includes a plurality of transistors, and the transistors need to be selectively connected to a bit line (Bit Line, BL for short) and a common voltage terminal (eg, VSS) according to different storage contents and memory programming methods. [0003] Since the transistors need to be selectively connected to the bit lines, if the number of transistors connected to the bit lines increases, the capacity of the bit lines will increase, which will have a bad effect on the performance of the memory. At the same time, whether adjacent memory cells can share the source and drain is related to the area of ​​the memory and the capacitance of the bit line, thereby affecting the overall performance of the memory. [0004] In related technical documents, no effective solution has been proposed...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C7/18
CPCG11C17/14G11C7/1006G11C16/10G11C17/12H10B20/34G11C7/10G11C13/0069
Inventor 万和舟周绍禹
Owner TAIWAN SEMICON MFG CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More