Low-parasitic-inductance GaN power integration module arranged in middle of shunt capacitor
A technology of low parasitic inductance and power integration, applied in high-efficiency power electronic conversion, output power conversion devices, circuits, etc., to avoid oscillation and spikes, reduce parasitic inductance, and reduce parasitic inductance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0020] The present invention will be further described below in conjunction with the accompanying drawings and embodiments.
[0021] In the GaN power integrated module of the present invention, the upper bridge arm device 1, the lower bridge arm device 2 and the bus capacitor 3 are sequentially connected to form a high frequency power circuit 10, the upper bridge arm device 1 and the lower bridge arm device 2 are placed in parallel and side by side, and the bus capacitor 3 is placed between the upper bridge arm device 1 and the lower bridge arm device 2; all the drains of the upper bridge arm device 1 are connected to one electrode of the bus capacitor 3 on the side close to the bus capacitor, and all the sources of the lower bridge arm device 2 are near The bus capacitor side is connected to the other electrode of the bus capacitor 3; all sources of the upper bridge arm device 1 are connected to the middle conductive layer 6 through vias, and all drains of the lower bridge arm...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com