SRAM memory unit array, SRAM memory and control method thereof
A memory cell array and memory cell technology, applied in the direction of static memory, digital memory information, information storage, etc., can solve the problems of unfavorable integrated circuit integration, chip size miniaturization, increase in the number of transistors, increase in the size of the memory cell array, etc., to achieve Improvement of static noise margin, size reduction, effect of size reduction
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0025] Next, the present invention will be described more fully with reference to the accompanying drawings, in which embodiments of the invention are shown. However, this invention may be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the size and relative sizes of layers and regions may be exaggerated for clarity. Like reference numerals refer to like elements throughout.
[0026] It will be understood that when an element or layer is referred to as being "on," "adjacent to," "connected to" or "coupled to" another element or layer, it can be directly on the other element or layer. A layer may be on, adjacent to, connected to, or coupled to other elements or layers, or intervening elements or layers may be present. In contrast, whe...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 