Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-core DMA (direct memory access) subsection data transmission method used for GPDSP (general purpose digital signal processor) and adopting slave counting

A technology of segmented data and transmission method, applied in electrical digital data processing, instruments, etc., can solve the problems of small bit width, insufficient calculation accuracy and addressing space, limited data transmission efficiency, etc., to reduce the load and reduce the on-chip network. load, the effect of increasing the data transfer rate

Active Publication Date: 2015-06-03
NAT UNIV OF DEFENSE TECH
View PDF4 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] General scientific computing requires high-performance DSP, but traditional DSP has the following disadvantages when used in scientific computing: 1) The bit width is small, which makes the calculation accuracy and addressing space insufficient
The data exchange of multi-core chips needs to be transmitted through the on-chip network. Excessively high on-chip network load will limit the data transmission efficiency. Efficient multi-core DMA design must reduce the load on the on-chip network

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-core DMA (direct memory access) subsection data transmission method used for GPDSP (general purpose digital signal processor) and adopting slave counting
  • Multi-core DMA (direct memory access) subsection data transmission method used for GPDSP (general purpose digital signal processor) and adopting slave counting
  • Multi-core DMA (direct memory access) subsection data transmission method used for GPDSP (general purpose digital signal processor) and adopting slave counting

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0039] Such as figure 1 Shown is a schematic diagram of the GPDSP architecture of the method of the present invention in a specific application example. The multi-core GPDSP processor is composed of DSP nodes, on-chip network and DDR3 SDRAM, an external storage component. Each DSP node includes a DSP core, and the network-on-chip implements data communication between each DSP node and between the DSP node and an external storage unit. Such as figure 2 Shown is a schematic diagram of the location of the DMA in the GPDSP calculation kernel in this embodiment. DMA is connected with components such as peripheral hardware configuration bus (PBUS), vector memory (Vector Memory, VM) and scalar memory (Scalar Memory, SM) in the DSP core. Among them, the scalar processing part SPU configures transmission parameters for the DMA part throug...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a multi-core DMA (direct memory access) subsection data transmission method used for a GPDSP (general purpose digital signal processor) and adopting slave counting. The multi-core DMA subsection data transmission method includes that (1), host DMA starts and generates a subsection data transmission request according to configuration parameters, and a reading-data return data selection vector is carried in a subsection data transmission reading request sent out by the DMA each time and indicates a target DSP inner core of return data; (2), a reading data return data selection vector corresponding to the reading request is carried in data returned by an out-of-core storage part, and an on-chip network explains a signal domain and sends data according to a DSP inner core corresponding to an effective bit vector; (3), the DMA of the DSP inner core after receiving the return data forwards the data to an in-core storage part AM or SM and counts at the same time; (4), after counting is completed, setting service completes identifier register. The multi-core DMA subsection data transmission method has the advantages of simple principle, convenience in operation, configuration flexibility, higher memory access efficiency and the like.

Description

technical field [0001] The present invention mainly relates to the field of General Purpose Digital Signal Processor (GPDSP), in particular to a DMA segmented data transmission method using slave counting. Background technique [0002] Digital signal processor (Digital Signal Processor, DSP) as a typical embedded microprocessor is widely used in embedded systems. , has brought great opportunities to the development of signal processing, and its application fields have expanded to all aspects of military and economic development. In the application fields of modern communication, image processing and radar signal processing, as the amount of data processing increases, the requirements for calculation accuracy and real-time performance increase, and it is usually necessary to use a higher-performance microprocessor for processing. [0003] Different from the central processing unit CPU, DSP has the following characteristics: 1) Strong computing power, focusing on real-time co...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F13/28
Inventor 陈书明郭阳马胜万江华杨柳刘宗林陈胜刚孙书为雷元武刘胜陈虎田玉恒胡月安王占立丁一博
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com