Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for achieving neural network calculation based on field-programmable gate array

A neural network and gate array technology, applied in the field of neural network computing, can solve problems such as waste of resources, and achieve the effects of saving time and cost, reducing learning cycles, and reducing hardware overhead

Active Publication Date: 2015-09-16
TSINGHUA UNIV
View PDF6 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Since a single basic logic unit already has enough computing power, this method can simulate the behavior of neural networks but produces a huge waste of resources

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for achieving neural network calculation based on field-programmable gate array

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] The method that the present invention proposes based on field programmable gate array and realizes neural network calculation comprises the following steps:

[0015] (1) Establish the mapping relationship between the basic logic unit in the field programmable gate array and each component of the neural network; for example, regard the logic slice unit (Slice) in the field programmable gate array as a neuron in the neural network, and The switch matrix unit (Switch Matrix) in the field programmable gate array is regarded as multiple synapses in the neural network, and the internal wiring of the field programmable gate array is regarded as the axon in the neural network, such as figure 1 shown.

[0016] (2) Use a programming language, such as C language, to describe the functions of each basic logic unit of the field programmable gate array, establish a model of all the basic logic units in the field programmable gate array, and analyze each basic logic unit of the field ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a method for achieving neural network calculation based on a field-programmable gate array (FPGA) and belongs to the technical field of neural network calculation. Firstly, the mapping relation between basic logic units in the FPGA and all components of a neural network is established, functions of the basic logic units of the FPGA are described through a programming language, models of the basic logic units in the FPGA are established, the neural network is stimulated through the mapping relation between the FPGA and a neural network structure, and a self-learning process of the network is completed through reconfiguration of the interconnection relation between the basic logic units of the FPGA and operational capacity of the network. Compared with a method pursuing a neural network structure consistent with a true neural network structure in the current stage, hardware expenditure can be greatly reduced while the neural network of the same complexity is stimulated. Secondarily, the learning process of the neural network is completed on an FPGA software model, the learning period is greatly shortened, and time cost is saved.

Description

technical field [0001] The invention relates to a method for realizing neural network calculation based on a field programmable gate array, and belongs to the technical field of neural network calculation. Background technique [0002] Based on Field Programmable Gate Array (hereinafter referred to as FPGA), it includes three parts: Configurable Logic Block (hereinafter referred to as CLB), Input Output Block (hereinafter referred to as IOB) and internal wiring (Interconnect). Among them, CLB is the basic logic unit in FPGA. In the FPGA device of Xilinx Company, CLB is composed of multiple (generally 4 or 2) identical logic slices (Slice) and additional logic such as switch array. Each CLB module can not only be used to implement combinational logic and sequential logic, but also can be configured as distributed random access memory (Random Access Memory, hereinafter referred to as RAM) and distributed read-only memory (Read Only Memory, hereinafter referred to as ROM). The...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F9/44G06N3/02
Inventor 何虎马海林徐志恒马千里杨弈南邓宁
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products