Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Key anti-power attack method

An anti-power and key technology, applied in the field of information security, can solve the problems of smart card chip security threats, small key search space, high analysis efficiency, etc., to improve anti-power attack, improve computing speed, guarantee safety effect

Active Publication Date: 2015-09-16
TSINGHUA UNIV
View PDF4 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At present, the SM2 algorithm is mostly used in smart card chips. Power consumption attacks have a small key search space and high analysis efficiency, which poses a great threat to the security of smart card chips.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Key anti-power attack method
  • Key anti-power attack method
  • Key anti-power attack method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0058] The implementation of the present invention will be described in detail below in conjunction with the accompanying drawings and examples, so as to fully understand and implement the process of how to apply technical means to solve technical problems and achieve technical effects in the present invention. It should be noted that, as long as there is no conflict, each embodiment and each feature in each embodiment of the present invention can be combined with each other, and the formed technical solutions are all within the protection scope of the present invention.

[0059]Also, in the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of embodiments of the invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without the specific details or in the particular manner described.

[0060] In addition, the steps shown in the flow diag...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a key anti-power attack method. The method includes the step that a preset atomic block is utilized to perform point multiplying and / or point adding operation in scalar multiplication, wherein the preset atomic block contains modular multiplication operation, addition operation and subtraction operation. According to the method, the concept of the atomic algorithm is combined with the characteristics of a public key cryptographic algorithm, and therefore, the procedures of point adding operation and point multiplying operation can be optimized; an corresponding variables are adopted to control the internal loop of the scalar multiplication, and the scalar multiplication is converted to a modular multiplication-addition-subtraction atomic block loop. With the method of the invention adopted, computation burden required by the scalar multiplication can be greatly decreased, and the security of keys can be ensured, and the computation speed of the public key cryptographic algorithm can be improved.

Description

technical field [0001] The invention relates to the technical field of information security, in particular to a method for a key to resist power consumption attacks. Background technique [0002] The power consumption attack is a side-channel attack method that uses the power consumption leakage of the device during the calculation of the cryptographic algorithm to obtain the key. Such as figure 1 As shown, the power consumption of the cryptographic chip is closely related to the instructions and data of the algorithm operation, which also provides the possibility of power consumption attacks. Power consumption attacks mainly include two types of power analysis, namely Simple Power Analysis (SPA) and Differential Power Analysis (DPA). During the SPA process, the attacker infers the corresponding operations at different times by observing the power consumption curve of the encryption process, thereby extracting part or all of the keys. In the DPA process, the attacker main...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L9/08H04L9/06
Inventor 乌力吉韩晓薇张向民王蓓蓓
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products