Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Device and method for calibrating sampling time error of multi-channel parallel analog-to-digital conversion system

A technology of sampling time and analog-to-digital conversion, applied in the direction of analog/digital conversion calibration/testing, analog-to-digital converter, etc., can solve the problems of inability to correct sampling time error and difficulty in correcting sampling time error, so as to facilitate hardware implementation and calibration Sampling time error, the effect of improving the speed of calibration

Active Publication Date: 2019-06-07
DATANG MICROELECTRONICS TECH CO LTD +1
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] For a multi-channel parallel ADC system, the sampling time error is related to the system input signal frequency. When the system input signal frequency is greater than the Nyquist frequency of a single ADC, each channel does not satisfy the Nyquist theorem. Spectral aliasing, aliasing brings difficulties to the correction of frequency-related sampling time errors, resulting in some research results that can only correct gain mismatch and offset errors, but cannot correct frequency-related sampling time errors

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Device and method for calibrating sampling time error of multi-channel parallel analog-to-digital conversion system
  • Device and method for calibrating sampling time error of multi-channel parallel analog-to-digital conversion system
  • Device and method for calibrating sampling time error of multi-channel parallel analog-to-digital conversion system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] In order to make the purpose, technical solution and advantages of the present invention more clear, the embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings. It should be noted that, in the case of no conflict, the embodiments in the present application and the features in the embodiments can be combined arbitrarily with each other.

[0024] The steps shown in the flowcharts of the figures may be performed in a computer system, such as a set of computer-executable instructions. Also, although a logical order is shown in the flowcharts, in some cases the steps shown or described may be performed in an order different from that shown or described herein.

[0025] figure 1 It is a schematic diagram of a calibration device for sampling time error of a multi-channel parallel analog-to-digital conversion system in an embodiment of the present invention. Such as figure 1 As shown, the device includes: a clock ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a sampling time error calibrating device and method of a multi-channel parallel analog-to-digital conversion system. The method comprises that analog input signals are input at the input end of a TIADC system; the output end of the TIADC system is connected with the input end of a sampling time error estimation circuit via a switch circuit; the output end of the TIADC system is also connected with the input end of a multiplexer, and sends sampling time error values to a sampling time error compensating circuit; and the output end of the multiplexer and the output end of the sampling time error estimating circuit are connected to the input end of the sampling time error compensating circuit, and output signals at the output end of the sampling time error compensating circuit serve as calibrated output signals. According to the sampling time error calibrating device and method, sampling time errors of the TIADC system are calibrated, the problem of aliasing is solved, the operation speed of the calibration circuit is increased, and convenience is provided for hardware realization.

Description

technical field [0001] The invention relates to the technical field of high-speed and high-precision analog-to-digital conversion, in particular to a device and method for calibrating sampling time errors of a multi-channel parallel analog-to-digital conversion system. Background technique [0002] With the development of digital signal processing technology, digital circuits have higher and higher requirements on the sampling rate of analog-to-digital converters. The most important performance parameters of an analog-to-digital converter (ADC, Analog-to-digital converter) are conversion accuracy and conversion speed. However, the speed and precision of the ADC are mutually restricted. With the increase of the conversion speed of the ADC, its precision tends to decline. Due to the limitation of the development level of the current ADC chip, it is difficult for a single ADC to have high speed and high precision at the same time. [0003] In order to achieve a higher sampling...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03M1/10H03M1/12
Inventor 齐佩佩高洪福
Owner DATANG MICROELECTRONICS TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com