Hybrid PUF circuit

A hybrid and circuit technology, applied in logic circuits, electrical components, pulse technology, etc., can solve the problems of general model attack effect, general machine learning attack effect, PUF circuit reliability and randomness, etc., to achieve high reliability Randomness, strong defense against model attacks and machine learning attacks, and strong capabilities

Active Publication Date: 2016-01-06
NINGBO UNIV
View PDF5 Cites 18 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The power-on initial value PUF circuit has an excellent effect on dealing with model attacks, but the effect on dealing with machine learning attacks is average; while the decision-based PUF circuit has excellent effects on dealing with machine learning ...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Hybrid PUF circuit
  • Hybrid PUF circuit
  • Hybrid PUF circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0031] Embodiment one: if figure 1 As shown, a hybrid PUF circuit includes a basic PUF circuit and a control PUF circuit, and the basic PUF circuit is a decision-type PUF circuit;

[0032] The basic PUF circuit includes a decision device and an n-bit delay circuit, the decision device has a first input terminal, a second input terminal and an output terminal, the delay circuit is composed of two delay circuit units, and the delay circuit unit has a first input terminal, a second input terminal Terminal, output terminal and enabling terminal, two delay circuit units are respectively the first delay circuit unit and the second delay circuit unit, the first input terminal of the first delay circuit unit and the first input terminal of the second delay circuit unit in the delay circuit The input end is connected and its connection end is the first input end of the delay circuit, and the second input end of the first delay circuit unit in the delay circuit is connected with the sec...

Embodiment 2

[0037] Embodiment two: if Figure 1-Figure 7 As shown, a hybrid PUF circuit includes a basic PUF circuit and a control PUF circuit, and the basic PUF circuit is a decision-type PUF circuit;

[0038] The basic PUF circuit includes a decision device and an n-bit delay circuit, the decision device has a first input terminal, a second input terminal and an output terminal, the delay circuit is composed of two delay circuit units, and the delay circuit unit has a first input terminal, a second input terminal Terminal, output terminal and enabling terminal, two delay circuit units are respectively the first delay circuit unit and the second delay circuit unit, the first input terminal of the first delay circuit unit and the first input terminal of the second delay circuit unit in the delay circuit The input end is connected and its connection end is the first input end of the delay circuit, and the second input end of the first delay circuit unit in the delay circuit is connected wi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a hybrid PUF circuit, comprising a basic PUF circuit and a control PUF circuit, wherein a decision type PUF circuit achieves the basic PUF circuit, a register and an initial electrification value PUF circuit are alternately arranged to achieve the control PUF circuit, a control signal stored in the register and a signal generated by the initial electrification value PUF circuit are spliced to form n bits of excitation signals to serve as enabling signals of the basic PUF circuit, each bit of excitation signal needs to pass through two different delay paths composed of a first delay circuit unit and a second delay circuit unit in the basic PUF circuit, the output data of the basic PUF circuit are generated by a delay difference between the two delay paths, in the two delay paths, each delay circuit unit completes an on-off operation according to the corresponding excitation signal, determines to propagate a rising edge signal linearly or crosswise and finally generates a PUF output signal through a decision device; and the hybrid PUF circuit has the advantages of higher reliability and randomness and stronger model attack and machine learning attack resistance.

Description

technical field [0001] The invention relates to a PUF circuit, in particular to a hybrid PUF circuit. Background technique [0002] The physical unclonable function circuit (PUF) uses the uncontrollable random changes in the chip manufacturing process to generate low-cost key information, which is applied to IC authentication to prevent cloning, imitation and forgery of circuits. In the actual encryption technology, the PUF circuit generates an infinite number of unique key information by extracting the texture features of the chip, which can be used for device authentication and security applications, which can improve system security and reliability, and has been widely used in Security field and anti-counterfeit chip. In addition, the data of a single PUF circuit must be easy to extract, even if its circuit structure and manufacturing process are known, the same output data cannot be reproduced. Variations at the circuit behavior level include manufacturing process vari...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03K19/094
Inventor 张跃军汪鹏君李刚钱浩宇
Owner NINGBO UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products