Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A method for detecting the consistency of rom data at the front and rear ends of a soc

A consistent, front-end and back-end technology, applied in the field of detecting the consistency of ROM data between the front and back ends of SoC, and detecting the consistency of ROM data, it can solve the problems of SoC design failure and inconsistent ROM data between the front and back ends, so as to reduce errors and improve work efficiency.

Active Publication Date: 2019-01-15
NO 54 INST OF CHINA ELECTRONICS SCI & TECH GRP
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

During this period, data inconsistency between the front and rear end ROMs is likely to occur, resulting in SoC design failure

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A method for detecting the consistency of rom data at the front and rear ends of a soc

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] The present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments.

[0020] ROM consistency check means that the data in the simulation model is consistent with the data in the mask layout. Because in the standard SoC back-end design process, the consistency of the mask layout and the circuit netlist can be guaranteed through the LVS (Layout Versus Schematic) step, the ROM simulation model and the mask plate Figure 1 The consistency check can be changed to the consistency check between the simulation model and the circuit netlist.

[0021] The file format of the circuit netlist is ASCII code format, which can be used for general text processing; the circuit netlist records the transistor-level connection relationship of the read-only memory. By studying the circuit principle of the read-only memory, the circuit of data 0 and data 1 of the read-only memory Structural form, the data content of the circuit netli...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for detecting the consistency of front-end and rear-end ROM data of an SoC, and belongs to the technical field of integrated circuit design. The method comprises the steps of: determining and generating front-end ROM data; extracting ROM data of a circuit meshwork list; arranging and outputting rear-end ROM data; and comparing the front-end ROM data with the rear-end ROM data, and outputting a result. According to the method, the front-end ROM data and the rear-end ROM data are automatically and quickly compared, thereby reducing labor cost and solving the problem of high error rate of manual intervention.

Description

technical field [0001] The invention relates to a method for detecting the consistency of ROM data, in particular to a method for detecting the consistency of SoC front-end and back-end ROM data, and belongs to the technical field of integrated circuit design. Background technique [0002] System on Chip SoC (System on Chip) technology is the mainstream technology of ultra-large-scale integrated circuits developed rapidly since the 1990s. This technology is the latest advanced technology in the field of information technology. combined. SoC design is a complex process, covering system-level design, register transfer level RTL (Register Transmit Level) design, testability design, simulation verification, logic synthesis, layout design, physical verification, parasitic parameter extraction, post-simulation, etc. series of steps. Usually the steps before the logic synthesis are called the front-end design, and the steps after the logic synthesis are called the back-end design...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/20
Inventor 谷佳华张勇常迎辉曾明田素雷杨松芳杨振学
Owner NO 54 INST OF CHINA ELECTRONICS SCI & TECH GRP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com