A method and device for equal delay wiring

A wiring method and isochronous technology, applied in the field of delay wiring method and device, can solve the problems of increasing the volume and area of ​​circuit boards, not involving wiring with equal delay, and being unfavorable for integrated circuit design, etc., so as to increase the main frequency , reduced width and length, and improved integration performance

Active Publication Date: 2018-05-11
成都锐开云科技有限公司
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although the patent involves the wiring structure, it does not involve the wiring problem of equal delay
The disadvantage of this patent is that it increases the length of the network cable and increases the resistance to affect the transmission of signals.
Further, this patent increases the volume and area of ​​the circuit board, which is not conducive to integrated circuit design

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A method and device for equal delay wiring
  • A method and device for equal delay wiring
  • A method and device for equal delay wiring

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0062] figure 1 It is a processing flowchart of the equal-delay wiring method of the present invention. by figure 1 As an example, the equal-delay wiring method of the present invention has the following steps:

[0063] S01: Read in the information of the wiring area and the ports to be wired, including the number and position of the start port and the end port, and the size, position and / or shape of the wiring area.

[0064] S02: Divide the wiring area into series of geometric subsections. After the division, all the network cables subsequently laid in the wiring area are also divided into series of geometric subsections. Number each network cable and its divided geometric sub-segments, and store the calculated resistance and capacitance parameters, network cable width and network cable width adjustment value under the corresponding number.

[0065] S03: Generate the initial wiring in a manner of equal width, that is, the width of each initial network line is the same. Fu...

Embodiment 2

[0073] The present invention also provides an equal-delay wiring device applying the equal-delay wiring method of the present invention, and the delay wiring device can be connected with wiring software. figure 2 Shown is a schematic structural diagram of the equal-delay wiring device of the present invention. Such as figure 2 As shown, the equal delay routing device includes an area identification module 10 , a division routing module 20 , a calculation and analysis module 30 and an adjustment output module 50 .

[0074] An area identification module for identifying geometric parameters of an area to be routed. The geometric parameters may be the shape, size, position and port information of the area to be routed. The port information to be routed is the number and location of initial and / or final ports. The user can select the size of the area to be routed by mouse, touch, and slide, and read the information of the start port and the end port by selecting or clicking wi...

Embodiment 3

[0083] The method for dividing the area to be wired, the calculation method for the resistance and capacitance of the geometric subsection, the calculation method for the time delay of the network cable and the calculation method for the network cable width adjustment value involved in the present invention will be described in detail below in conjunction with the accompanying drawings.

[0084] The division method of the area to be routed:

[0085] image 3 It is a schematic diagram of division of the area to be wired according to the present invention. Such as image 3 As shown, the area surrounded by the solid line in the figure is the area to be routed. From image 3 It can be seen from the figure that after division, the area to be routed is divided into three series of irregular convex quadrilaterals.

[0086] Figure 4 It is another schematic diagram of division of the area to be wired according to the present invention. Such as Figure 4 As shown, after the divi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an equal-time-delay wiring method. The equal-time-delay wiring method comprises at least the steps of recognizing geometric parameters of an area to be wired, dividing the area to be wired into serial geometric sub-segments based on the geometric parameters, producing initial wiring, calculating resistance and capacitance parameters of at least one geometric sub-segment and / or each network cable, calculating time delay parameters of each network cable based on the resistance and capacitance parameters of each geometric sub-segment of each network cable, and adaptively adjusting the geometric characteristics and / or positions of the corresponding geometric sub-segments and / or the network cables based on comparison between the time delay parameters and preset time delay parameters. On the premise that the process requirements for minimum wire width and minimum spacing are met, time delay values of the wired network cables can be small to the greatest extent and be approximately equal, response synchronization of devices (a logic gate, a storage unit and the like) driven by each network cable on an integrated circuit is achieved, and the performances of the integrated circuit are improved. Alternatively, display pixels corresponding to the network cables on a liquid crystal display panel are equal in brightness, the display performance of the panel is improved, and the integration performance is further improved.

Description

technical field [0001] The invention relates to the field of electronic design automation, in particular to an equal delay wiring method and device. Background technique [0002] With the continuous development of electronic technology, the wiring requirements for electronic design automation software for integrated circuits have been increased. The current mainstream wiring method is to first use automatic wiring and then fine-tune manual wiring. Automatic wiring has the characteristics of fast speed and high accuracy. Manual wiring adjusts the local unreasonable design of automatic wiring. Improve wiring efficiency and reduce the huge workload brought by a large number of integrated circuit components. [0003] According to different application requirements, different wiring schemes need to be adopted. At present, the commonly used wiring schemes include equal resistance wiring, fixed value resistance wiring, etc. Among them, the wiring requirements for equal resistance ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
CPCG06F30/392
Inventor 杜宇胡超
Owner 成都锐开云科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap