Fabrication method of interconnection medium layer, interconnection medium layer and fabrication method of interconnection layer
A manufacturing method and dielectric layer technology, applied in semiconductor/solid-state device manufacturing, semiconductor/solid-state device parts, semiconductor devices, etc., can solve the problem of reducing the isolation performance of interconnection dielectric layers, reducing the SiCN barrier layer 10' and low dielectric Problems such as bonding strength and large lattice mismatch between material layers 30
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0051] This embodiment provides a method for fabricating an interconnection layer, including the steps of forming an interconnection dielectric layer, etching the interconnection dielectric layer to form a through hole with a damascene shape, and forming Cu in the through hole. Wherein, the step of forming the interconnection medium layer includes:
[0052] Forming a SiCN layer on the semiconductor substrate, wherein the height of the SiCN layer is 60nm;
[0053] The SiC layer is formed on the SiCN layer by an in-situ deposition process. The specific process parameters are: the flow rate of organosilane is 100 sccm, the flow rate of helium is 100 sccm, the power of the deposition reaction is 100w, and the time of the deposition reaction is 60s; the formed The height of the SiC layer is 15 nm.
[0054] Oxygen plasma treatment is performed on the SiC layer. The specific process parameters are: the flow rate of oxygen is 100 sccm, the flow rate of helium is 100 sccm, the power o...
Embodiment 2
[0063] This embodiment provides a method for fabricating an interconnection layer, including the steps of forming an interconnection dielectric layer, etching the interconnection dielectric layer to form a through hole with a damascene shape, and forming Cu in the through hole. Wherein, the step of forming the interconnection medium layer includes:
[0064] Forming a SiCN layer on the semiconductor substrate, wherein the height of the SiCN layer is 60nm;
[0065] The SiC layer is formed on the SiCN layer by an in-situ deposition process. The specific process parameters are: the flow rate of organosilane is 3000 sccm, the flow rate of helium is 3000 sccm, the power of the deposition reaction is 4000w, and the time of the deposition reaction is 5s; The height of the SiC layer is 60 nm.
[0066] Oxygen plasma treatment is performed on the SiC layer. The specific process parameters are: the flow rate of oxygen is 100-3000sccm, the flow rate of helium is 100-3000sccm, the power of...
Embodiment 3
[0069] This embodiment provides a method for fabricating an interconnection layer, including the steps of forming an interconnection dielectric layer, etching the interconnection dielectric layer to form a through hole with a damascene shape, and forming Cu in the through hole. Wherein, the step of forming the interconnection medium layer includes:
[0070] Forming a SiCN layer on the semiconductor substrate, wherein the height of the SiCN layer is 60nm;
[0071] The SiC layer is formed on the SiCN layer by an in-situ deposition process. The specific process parameters are: the flow rate of organosilane is 1200 sccm, the flow rate of helium is 1500 sccm, the power of the deposition reaction is 2000w, and the time of the deposition reaction is 20s; the formed The height of the SiC layer is 50 nm.
[0072] Oxygen plasma treatment is performed on the SiC layer. The specific process parameters are: the flow rate of oxygen is 1200 sccm, the flow rate of helium is 1500 sccm, the po...
PUM
| Property | Measurement | Unit |
|---|---|---|
| height | aaaaa | aaaaa |
| height | aaaaa | aaaaa |
| height | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


