Unlock instant, AI-driven research and patent intelligence for your innovation.

Delay method of micro-electronic delay circuit

A delay circuit, a micro-sized technology, applied in the field of circuits, can solve the problems of large size, narrow adjustable range of delay time, and large size influence

Inactive Publication Date: 2016-11-09
SUZHOU R&D CENT OF NO 214 RES INST OF CHINA NORTH IND GRP
View PDF2 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] Existing electronic delay circuits are usually composed of resistance-capacitance or a combination of resistance-capacitance and programmable frequency division timing circuits. The delay time of resistance-capacitance delay circuits is usually based on the charging time of the capacitor. To adjust the time, it is necessary to adjust the parameters of the resistance-capacitance components of the delay circuit, and then adjust the charging time of the capacitor. The length of the capacitor charging time determines the size of the delay time. The delay time of this delay circuit is adjusted by the capacity of the capacitor and the size of the charging current have a greater impact. When the charging current is small, a capacitor with a larger capacity is required, so that the size of the integrated circuit is larger
Moreover, the capacity of the capacitor and the charging current of the capacitor are easily interfered by the external circuit, and there will be a large error, which will lead to a low delay time accuracy of the delay circuit.
[0003] The electronic delay circuit composed of resistance capacitance and programmable frequency division timing circuit, its delay time is usually by adjusting the external resistance capacitance product value to change the frequency division series of the timing circuit frequency, so as to realize the output of different delay time, This kind of electronic delay circuit has a large size after integration, and the adjustable range of the delay time is limited by the frequency division series of the timing circuit, so the adjustable range of the delay time is narrow

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Delay method of micro-electronic delay circuit
  • Delay method of micro-electronic delay circuit
  • Delay method of micro-electronic delay circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] The present invention will be further described below in conjunction with the accompanying drawings. The following examples are only used to illustrate the technical solution of the present invention more clearly, but not to limit the protection scope of the present invention.

[0018] Such as figure 1 - image 3 As shown, the miniature electronic delay circuit of the present invention integrates a power supply module, a microprocessor and peripheral circuits and the like. In the present invention, the delay time is realized by writing a delay program to the internal microprocessor of the circuit. The power supply module converts the external power supply into a power supply voltage suitable for the work of the microprocessor. The peripheral units are respectively the input port and the output of the microprocessor. The current limiting resistor or voltage dividing resistor set by the port.

[0019] The present invention first detects the input signal PZ to judge whe...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a delay method of a miniature electronic delay circuit, which comprises the following steps: detecting the input signal PZ, judging whether the input signal PZ is a valid signal, and judging the enabling signal when the input signal PZ is a valid signal The state of EN, when the enable signal EN is low level, the delay function is started, and the internal timer of the microprocessor is started for timing. After the timer is full, the delay output port is started, and a low-to-high step signal is output; when When the enable signal EN is high level, there is no delay, and a low-to-high step signal is output immediately; if the detected input signal PZ is an invalid signal, no matter what state the enable signal EN is in, it will output low level. The method realizes the delay of the circuit by setting the internal timer of the microprocessor by software, and improves the precision of the delay time. Through the method, the size of the integrated delay circuit is smaller, and the adjustment range of the delay time is wider.

Description

technical field [0001] The invention relates to a delay method for a miniature electronic delay circuit, which belongs to the technical field of circuits. Background technique [0002] Existing electronic delay circuits are usually composed of resistance-capacitance or a combination of resistance-capacitance and programmable frequency division timing circuits. The delay time of resistance-capacitance delay circuits is usually based on the charging time of the capacitor. To adjust the time, it is necessary to adjust the parameters of the resistance-capacitance components of the delay circuit, and then adjust the charging time of the capacitor. The length of the capacitor charging time determines the size of the delay time. The delay time of this delay circuit is adjusted by the capacity of the capacitor And the size of the charging current has a greater influence. When the charging current is small, a capacitor with a larger capacity is required, so that the size of the integ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03K5/13
CPCH03K5/13H03K2005/00058
Inventor 薛海英张君利刘海亮
Owner SUZHOU R&D CENT OF NO 214 RES INST OF CHINA NORTH IND GRP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More