Method for designing internal interface of real-time emulator of active power distribution network based on multi-FPGA (field programmable gate array)

A technology of real-time simulation and design method, which is applied in the fields of instruments, electrical digital data processing, etc., and can solve the problems of limited computing power of real-time simulation

Inactive Publication Date: 2017-06-13
TIANJIN UNIV
View PDF6 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Real-time simulators based on serial processors are limited by the signal processing speed and physical structure, and the real-time simulation computing power is relatively limited. At the same time, the data transmission delay between multiple processors limits the choice of simulation step size.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for designing internal interface of real-time emulator of active power distribution network based on multi-FPGA (field programmable gate array)
  • Method for designing internal interface of real-time emulator of active power distribution network based on multi-FPGA (field programmable gate array)
  • Method for designing internal interface of real-time emulator of active power distribution network based on multi-FPGA (field programmable gate array)

Examples

Experimental program
Comparison scheme
Effect test

specific example

[0051] In this example, the multi-FPGA-based real-time simulator uses four Stratix V series FPGA5SGSMD5K2F40C2N from Altera and its supporting official development boards to complete the real-time simulation of the active distribution network with photovoltaics and batteries. Simulation platform such as image 3As shown, optical fiber is used to realize signal transmission between FPGA development boards. The entire real-time simulator is driven by a 125MHz clock, the parallel clock of the sending channel is 125MHz, the serial clock of the sending channel is 2500MHz, the parallel clock of the receiving channel is 125MHz, the serial clock of the receiving channel is 2500MHz, and the single-channel data transmission rate between FPGAs is 2500Mbps .

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A method for designing an internal interface of a real-time emulator of an active power distribution network based on multi-FPGA (field programmable gate array) comprises the following steps: 1) downloading information of each subsystem into the corresponding FPGA and initializing parameters of the internal interface; 2) setting emulation time t to be equal to 0 and starting emulation; 3) propelling the emulation time forwards by one step length, wherein t is equal to t plus delta t; 4) performing emulation calculation on each FPGA; 5) after performing serialization and channel distribution on to-be-transmitted data of each FPGA, converting the data into high-speed serial data by a high-speed transceiver and transmitting to the target FPGA; 6) receiving the high-speed serial data and converting into parallel data by the high-speed transceiver to further complete data splicing and deserialization; and 7) judging whether the emulation time reaches emulation ending time or not, ending emulation if the emulation time reaches the emulation ending time, otherwise, returning to the step 3). By the method, correctness and high efficiency of data communication in the emulator are realized while stability and universality of the internal interface of the emulator are guaranteed, and foundation is laid for real-time emulation of the active power distribution network based on multi-FPGA.

Description

technical field [0001] The invention relates to an interface design method of a real-time simulator of an active distribution network. In particular, it relates to a method for designing an internal interface of a real-time simulator of an active power distribution network based on multiple FPGAs. Background technique [0002] With the massive access of various resources on the distribution side such as distributed power sources, energy storage devices, and microgrids, the organizational structure and operating characteristics of active distribution networks have undergone major changes. The new characteristics of the active distribution network make it quite different from the traditional distribution system in terms of planning and design, operation optimization, protection control, simulation analysis, etc. At the level of simulation analysis, various distributed power sources, energy storage, power electronic devices and other new equipment widely connected to active po...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/38G06F13/32
CPCG06F13/32G06F13/382
Inventor 王成山王智颖李鹏赵金利宋关羽
Owner TIANJIN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products