Unlock instant, AI-driven research and patent intelligence for your innovation.

Encapsulation structure with increased non-functional chip, and manufacturing process thereof

A non-functional, packaging structure technology, applied in semiconductor/solid-state device manufacturing, electrical components, electric solid-state devices, etc., to achieve the effects of maximizing profits, increasing manufacturing processes, and simplifying production processes

Inactive Publication Date: 2017-10-27
太极半导体(苏州)有限公司
View PDF9 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] With the development of modern technology, in order to meet the requirements of different memory capacities, more and more packaging methods are from 1D>2D>4D>8D..., and the chips used are getting thinner and thinner, but the current product appearance size is fixed , after adjusting the internal structure, it is necessary to design a packaging structure and manufacturing process that can meet the product packaging requirements of different functional chip thicknesses and solve the problem of product warpage, so as to maximize profits and ensure the reliability of the packaging mechanism

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Encapsulation structure with increased non-functional chip, and manufacturing process thereof
  • Encapsulation structure with increased non-functional chip, and manufacturing process thereof
  • Encapsulation structure with increased non-functional chip, and manufacturing process thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0024] A packaging structure for adding non-functional chips according to the present invention includes: a copper substrate 1 having an opposite top surface and a bottom surface; a functional chip 2 configured on the top surface of the copper substrate 1 or a non-functional chip The top of the chip 3; the non-functional chip 3 is configured on the top, bottom or side of the functional chip 3, wherein when the non-functional chip 3 is located below and on the side of the functional chip 2, the non-functional chip 3 is connected to the copper substrate 1; A gold wire, used to connect the functional chip 2 and the copper substrate 1; an insulating resin (not shown in the figure), used to fill the packaging space of the above-mentioned package structure with non-functional chips added; wherein, the functional chip 2 and The copper substr...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an encapsulation structure with an increased non-functional chip. The encapsulation structure comprises a copper substrate, a functional chip, a non-functional chip, a gold wire and insulating resin; the copper substrate is provided with a top surface and a bottom surface, which are opposite; the functional chip is configured on the top surface of the copper substrate or over the non-functional chip; the non-functional chip is configured over and below the functional chip or on the side surface of the functional chip, wherein when the non-functional chip is positioned below the functional chip and on the side surface of the functional chip, the non-functional chip is connected with the copper substrate; the gold wire is used for connecting the functional chip with the copper substrate; and the insulating resin is used for fully filling the encapsulation space of the encapsulation structure with the increased non-functional chip. According to the encapsulation structure with the increased non-functional chip, and the manufacturing process thereof disclosed by the invention, the production technology process is simple; therefore, the comparative advantage of the cost is obtained; furthermore, for different encapsulation requirements of thin chips of different thicknesses, recycling of the chip can be solved by adjusting the factors of the non-functional chip, such as the position, the size and the thickness; the profit is maximized; and thus, the practical production processing requirements are satisfied.

Description

technical field [0001] The invention belongs to the technical field of integrated circuit packaging in microelectronic technology, and in particular relates to a packaging structure and manufacturing process for adding non-functional chips. Background technique [0002] With the development of modern technology, in order to meet the requirements of different memory capacities, more and more packaging methods are from 1D>2D>4D>8D..., and the chips used are getting thinner and thinner, but the current product appearance size is fixed , after adjusting the internal structure, it is necessary to design a packaging structure and manufacturing process that can meet the product packaging requirements of different functional chip thicknesses and solve the problem of product warpage, so as to maximize profits and ensure the reliability of the packaging mechanism . Contents of the invention [0003] The purpose of the present invention is to overcome the deficiencies of th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L25/18H01L21/50
CPCH01L2224/48091H01L2224/48247H01L2924/181H01L2924/00012H01L2924/00014H01L25/18H01L25/50
Inventor 王荣
Owner 太极半导体(苏州)有限公司