Check patentability & draft patents in minutes with Patsnap Eureka AI!

Semiconductor Devices And Methods For Testing Gate Insulation Of Transistor Structure

A test structure, semiconductor technology, applied in the direction of semiconductor devices, semiconductor/solid-state device components, semiconductor/solid-state device testing/measurement, etc., can solve problems such as product failure, transistor parameter deviation, etc.

Active Publication Date: 2017-12-08
INFINEON TECH AG
View PDF6 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

With too many trapped states being charged, the transistor parameters can drift so far that the product may fail during its lifetime

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor Devices And Methods For Testing Gate Insulation Of Transistor Structure
  • Semiconductor Devices And Methods For Testing Gate Insulation Of Transistor Structure
  • Semiconductor Devices And Methods For Testing Gate Insulation Of Transistor Structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] Various example embodiments will now be described more fully with reference to the accompanying drawings in which some example embodiments are illustrated. In the drawings, the thickness of lines, layers and / or regions may be exaggerated for clarity.

[0026] Therefore, while the example embodiments are capable of various modifications and alternative forms, embodiments thereof are shown by way of example in the drawings and will be described herein in more detail. It should be understood, however, that there is no intention to limit example embodiments to the particular forms disclosed, but on the contrary, example embodiments are to cover all modifications, equivalents, and alternatives falling within the scope of the disclosure. Throughout the description of the figures, like numerals refer to like or analogous elements.

[0027] It will be understood that when an element is referred to as being "connected" or "coupled" to another element, it can be directly connect...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention discloses semiconductor devices and methods for testing the gate insulation of a transistor structure. A semiconductor device includes a first test structure including a first portion of a conductive structure and a second portion of the conductive structure located within a first lateral wiring layer of a layer stack of the semiconductor device. The first portion of the conductive structure of the first test structure is electrically connected to the second portion of the conductive structure of the first test structure through a third portion located within a second lateral wiring layer of the layer stack arranged above the first lateral wiring layer. Further, the first portion of the conductive structure of the first test structure is electrically connected to a gate of a test transistor structure, a doping region of the test transistor structure or an electrode of a test capacitor. Additionally, the first portion of the conductive structure of the first test structure is electrically connected to a first test pad of the first test structure.

Description

technical field [0001] Embodiments relate to testing concepts for gate insulation of transistors, and in particular to semiconductor devices and methods for testing gate insulation of transistor structures. Background technique [0002] Many wafer production processes are based on plasma effects. Use charged particles. Examples are etching processes for contacts and vias, processes for structuring aluminum metal lines, and plasma enhanced chemical vapor deposition PECVD processes for depositing intermetal dielectrics. Such plasma processes can charge the metal lines during wafer processing. If such lines are connected to the gates of transistors in a product, this charging can cause tunneling currents through the gate oxide to damage or destroy the oxide. This damage can be in the form of neutral oxide defects that form trap states in the oxide, which can be recharged by product operation during the product lifetime. With too many trapped states being charged, the transi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L23/544H01L21/66
CPCH01L22/14H01L23/544G01R31/2621G01R31/2818H01L22/34G01R31/2625H01L29/78
Inventor D.贝克迈尔A.马丁
Owner INFINEON TECH AG
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More