Reconfigurable chip architecture for high-traffic network processing

A technology of network processing and large traffic, applied in the field of reconfigurable chip architecture, can solve the problems of long development cycle, high replacement cost, strong hardware dependence, etc., and achieve the effects of improving processing speed, protecting equipment investment, and facilitating development

Active Publication Date: 2018-11-13
BEIJING MXTRONICS CORP +1
View PDF8 Cites 21 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The problem solved by the technology of the present invention is: to overcome the deficiencies of the prior art, to provide a reconfigurable chip architecture for large-traffic network processing, and to solve the poor flexibility and scalability of the s

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Reconfigurable chip architecture for high-traffic network processing
  • Reconfigurable chip architecture for high-traffic network processing
  • Reconfigurable chip architecture for high-traffic network processing

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0044] The present invention will be further introduced below in conjunction with the accompanying drawings and specific embodiments.

[0045] The present invention provides a large-scale network data processing system based on a reconfigurable switching chip architecture. The system includes XGE1-XGEn ports, a MAC module, an entry policy module, a network message header processor, and an exit policy module; wherein:

[0046] XGE (Ten-Gigabit Etherent) 1~XGEn ports, receive the message, and mark the time stamp of the message arrival time, form a message with a time stamp and send it to the MAC module; forward the data sent by the MAC module;

[0047] The MAC module identifies, checks and filters each message with a time stamp, filters out invalid messages, stores the remaining valid messages in the receiving buffer, and forwards them to the ingress policy module; The message sent by the egress policy module is stored in the sending buffer, and then the data is read from the se...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a reconfigurable chip architecture for high-traffic network processing. The reconfigurable chip architecture comprises an ingress policy module, a network message header processor and an egress policy module, wherein the ingress policy module slices a message, stores the message slices containing the payload of message data, and adds a corresponding storage address to the message header slices, and then assigns a sequence number to the message header slices, and assigns the message header slices carrying sequence number information to micro-engines with more idle threads; the network message header processor adopts multiple independent micro-engines to parse, classify and forward the received message header slices in parallel; the egress policy module parses a message header, extracts the payload of the message data from the cache, and splices the payload of the message data with the corresponding message header to form a complete message; and all messages are sequentially subjected to traffic shaping and queue management processing according to the sequence number of the message header, and then are divided into multiple paths and forwarded to an MAC module. The scheme of the invention has the advantages of flexibility, strong scalability and high processing speed.

Description

technical field [0001] The invention relates to a reconfigurable chip architecture for large-traffic network processing, belonging to the technical field of wired communication. Background technique [0002] With the commercialization of IP networks, especially after the emergence of Web technology, Internet users have increased rapidly. Network traffic, especially core network traffic, is growing exponentially. Traditional switches and routers based on high-performance CPUs can no longer meet the needs of network development, so ASICs have emerged to implement forwarding. It uses all the details of the forwarding process. implemented by hardware. ASIC technology solidifies instructions or calculation logic into hardware to obtain higher processing speed, so it can meet the performance requirements of switching and routing equipment and adapt to the growing trend of network traffic. However, the biggest disadvantage of ASIC technology is the lack of flexibility. Once the ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04L12/861H04L12/935H04J3/06H04L12/863H04L12/815H04L12/741H04L45/74H04L47/22H04L49/111
CPCH04J3/0667H04L45/745H04L47/22H04L47/50H04L47/6225H04L49/30H04L49/3009H04L49/90
Inventor 陶淑婷赵沛闫攀毛雅欣牛建泽
Owner BEIJING MXTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products