Unlock instant, AI-driven research and patent intelligence for your innovation.

Formation method of semiconductor structure

A technology of semiconductor and stacked structure, applied in the direction of semiconductor devices, electrical solid devices, electrical components, etc., can solve the problems of memory gate leakage, affect memory performance, affect the quality of epitaxial semiconductor layers, etc., and achieve the effect of improving quality and performance

Active Publication Date: 2021-03-30
YANGTZE MEMORY TECH CO LTD
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, the damage and oxide layer on the bottom surface of the opening at the bottom of the channel hole are easily removed, while the damage and oxide layer on the side wall surface of the opening cannot be completely cleaned.
In the subsequent process of forming the epitaxial semiconductor layer at the bottom of the channel hole, due to the damage or oxide layer on the surface of the side wall of the opening, the side wall of the formed epitaxial semiconductor layer will have defects such as holes, which will affect the quality of the formed epitaxial semiconductor layer
Moreover, since the sidewall of the epitaxial semiconductor layer is connected to the sacrificial layer at the side of the channel hole, in the subsequent process of replacing the sacrificial layer with a metal gate, the metal gate material is easy to enter into the sidewall of the epitaxial semiconductor layer. In the hole, the gate leakage problem of the bottom select transistor of the memory is caused, thereby affecting the performance of the memory

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Formation method of semiconductor structure
  • Formation method of semiconductor structure
  • Formation method of semiconductor structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] Specific implementations of the semiconductor structure and its forming method provided by the present invention will be described in detail below in conjunction with the accompanying drawings.

[0019] Please refer to Figure 1 to Figure 7 , is a structural schematic diagram of the formation process of the semiconductor structure according to a specific embodiment of the present invention. In this specific embodiment, the formed semiconductor structure is a 3D NAND memory.

[0020] Please refer to figure 1 A substrate 100 is provided, the substrate 100 has a first surface 11 , and a stack structure 110 is formed on the first surface 11 of the substrate 100 .

[0021] The substrate 100 can be a single crystal silicon substrate, a Ge substrate, a SiGe substrate, SOI or GOI, etc.; according to the actual requirements of the device, a suitable semiconductor material can be selected as the substrate 100, which is not limited here. In this specific implementation manner, ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention relates to a method for forming a semiconductor structure. The method for forming a semiconductor structure includes: providing a substrate, the substrate has a first surface, and a stack structure is formed on the first surface of the substrate; etching the In the above stacked structure, a channel hole is formed through the stacked structure, the bottom surface of the channel hole exposes the first surface of the substrate or the bottom surface of the channel hole is located in the substrate and lower than the substrate the first surface of the channel hole, the distance between the bottom surface of the channel hole and the first surface of the substrate is less than a preset value; post-etching treatment is performed on the bottom of the channel hole to remove the substrate at the bottom of the channel hole Impurities and defects on the bottom surface; an epitaxial semiconductor layer is formed on the substrate surface at the bottom of the channel hole. The methods described above can enhance the performance of the formed semiconductor structures.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a method for forming a semiconductor structure. Background technique [0002] In recent years, the development of flash memory (Flash Memory) is particularly rapid. The main feature of flash memory is that it can keep stored information for a long time without power on, and has the advantages of high integration, fast access speed, easy erasing and rewriting, etc. Has been widely used. In order to further increase the bit density (Bit Density) of the flash memory while reducing the bit cost (Bit Cost), three-dimensional flash memory (3D NAND) technology has been developed rapidly. [0003] In the process of forming a 3D NAND memory, it is necessary to form a stacked structure of a sacrificial layer and an insulating layer on the surface of the substrate, and then etch the stacked structure to form a channel hole, and form a channel hole in the channel hole Structure, as...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/11582H10B43/27
CPCH10B43/27
Inventor 何佳骆中伟刘藩东华文宇夏志良
Owner YANGTZE MEMORY TECH CO LTD