Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for fabricating gate of thin film transistor

A technology of thin film transistors and manufacturing methods, which is applied in the field of gate manufacturing of thin film transistors, and can solve problems such as yield loss, small operating window, and difficult control

Active Publication Date: 2019-04-26
SHENZHEN CHINA STAR OPTOELECTRONICS SEMICON DISPLAY TECH CO LTD
View PDF5 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, it is difficult to control the taper angle of metal traces after etching, generally greater than 80°, and even undercut. In the prior art, only the etching parameters and the concentration of metal ions in the solution To control, but the operating window of the process is small, so it is easy to cause disconnection and electrostatic discharge (electro static discharge; ESD) yield loss

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for fabricating gate of thin film transistor
  • Method for fabricating gate of thin film transistor
  • Method for fabricating gate of thin film transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0036] In order to make the above objects, features and advantages of the present invention more comprehensible, preferred embodiments of the present invention will be described in detail below together with the accompanying drawings. Furthermore, the directional terms mentioned in the present invention, such as "up", "down", "front", "back", "left", "right", "inside", "outside", "side", etc., It is only with reference to the direction of the attached drawings. Therefore, the directional terms used are used to illustrate and understand the present invention, but not to limit the present invention.

[0037] refer to Figure 1 to Figure 7 as shown, Figure 1 to Figure 2 It is a schematic diagram of the first step to the sixth step of a gate fabrication method of a thin film transistor according to the present invention, Figure 7 It is a flow chart of a gate manufacturing method of a thin film transistor of the present invention.

[0038] The invention provides a gate manufa...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for fabricating a gate of a thin film transistor. The method comprises a step of exposure development, a step of first wet etching, a step of firing photoresist, a step of second wet etching, and a step of removal of a photoresist layer, to manufacture a trapezoidal gate metal layer on a substrate. The gate metal layer has a small slope angle, which can reduce theincidence of overcutting and electrostatic discharge, thereby achieving the purpose of improving an operation window in a process.

Description

technical field [0001] The invention relates to a gate fabrication method of a thin film transistor, in particular to a gate fabrication method for controlling the slope angle of the gate. Background technique [0002] With the development of flat panel display technology, large size, high resolution, high contrast, high refresh rate, narrow frame, and thinning have become the development trend of flat panel display, but large size, high resolution display panel, such as a 75-inch ( inch) 8K120Hz display panel, its line scanning time is only less than 2 microseconds (μs: 10 -6 seconds), and since the charging time is less than the scan time minus the line delay of the signal, the line delay can only be reduced by increasing the film thickness of the metal wiring. [0003] However, it is difficult to control the taper angle of metal traces after etching, generally greater than 80°, and even undercut. In the prior art, only the etching parameters and the concentration of meta...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/28G03F1/32
CPCG03F1/32H01L21/28079H01L21/28123
Inventor 王文龙徐向阳
Owner SHENZHEN CHINA STAR OPTOELECTRONICS SEMICON DISPLAY TECH CO LTD