Test plate of CPLD chip based on FPGA/MCU

A test board and chip technology, applied in the field of integrated circuits, can solve the problems of long time period, high return test cost, unfavorable abnormal analysis, etc., and achieve the effect of good real-time performance, full performance test, and convenient after-sales maintenance.

Inactive Publication Date: 2019-05-17
XIAN INTELLIGENCE SILICON TECH INC
View PDF7 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

During the test, put the CPLD chip to be tested in a dedicated socket (socket), and the socket is directly welded on the special PCB bottom plate, and all the pins of the chip to be tested are drawn out, connected to the test machine through the connecting wire, and the test machine The tester end sends and receives data, and controls the test; CPLD chips are usually directly soldered to the PCB in the user end laboratory, and the test is dedicated to the board, and the test content is single
[0004] However, after leaving the mass production environment, it is difficult to conduct a full performance test on the CPLD within the company, and the cost of returning to the factory for testing is high and the time period is long, which is not conducive to abnormal analysis

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Test plate of CPLD chip based on FPGA/MCU
  • Test plate of CPLD chip based on FPGA/MCU
  • Test plate of CPLD chip based on FPGA/MCU

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] The present invention will be described in further detail below in conjunction with specific examples, but the embodiments of the present invention are not limited thereto.

[0025] It should be noted that the terminology used here is only for describing specific implementations, and is not intended to limit the exemplary implementations according to the present application. As used herein, unless the context clearly indicates otherwise, the singular form is also intended to include the plural form. In addition, it should also be understood that when the terms "comprising" and / or "comprising" are used in this specification, it indicates There are features, steps, operations, means, components and / or combinations thereof. For the convenience of description, spatially relative terms may be used here, such as "on ...", "over ...", "on the surface of ...", "above", etc., to describe the The spatial positional relationship between one device or feature shown and other devic...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a test plate of a CPLD chip based on an FPGA/MCU. The test plate of the CPLD chip based on the FPGA/MCU includes a daughter plate, a main plate and a test base, wherein a testbase installing zone is arranged on the daughter plate; the main plate is located below the daughter plate and connected with the daughter plate; an FPGA chip and an MCU chip are arranged on the mainplate, the FPGA chip is connected with the main plate, and the MCU chip is connected with the FPGA chip; the test base is arranged in the test base installing zone; and the CPLD chip to be tested is arranged in the test base and connected with the daughter plate. According to the structure, a full performance test of the CPLD chip in a laboratory is convenient, and the time cost and the economic cost are lowered at the same time.

Description

technical field [0001] The invention belongs to the field of integrated circuits, in particular to a test board for a CPLD chip based on FPGA / MCU. Background technique [0002] CPLD (Complex Programmable Logic Device) complex programmable logic device is a device developed from PAL and GAL devices. It is relatively large in scale and complex in structure, and belongs to the scope of large-scale integrated circuits. It is a digital integrated circuit in which users can construct logic functions according to their own needs. The basic design method is to use the integrated development software platform to generate the corresponding target files by means of schematic diagrams and hardware description languages, and transfer the codes to the target chip through the download cable ("in-system" programming) to realize the designed digital system. . CPLDs are just one class of chips that can be loaded with programs. Chips that can burn programs and encrypt include DSP, MCU, AVR,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/317
Inventor 段媛媛田军贾红程显志陈维新韦嶔
Owner XIAN INTELLIGENCE SILICON TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products