high-speed code rate compatible LDPC encoder of a QC-LDPC code based on an FPGA
A code rate compatible, encoder technology, applied in error detection coding using multi-bit parity bits, error correction/detection using block codes, data representation error detection/correction, etc. Variable bit rate compatible design, low encoder throughput, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0077] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.
[0078] A high-speed code rate compatible LDPC encoder based on the FPGA-based QC-LDPC code of the present invention sends the column vector of the components of each information sub-block of the input information sequence to the check bit calculation module through the control module; the information sub-block The column vector of the component is time-delayed by the delay module and then sent to the selection shift output module; the shift operation module determines the shift method of the cyclic shift register according to the code rate rate of the encoder, and sends it to the cyclic shift register ;According to the shift method of determining the cyclic shift register, the cyclic sub-matrix B i,j The first row of data b i,j (0) Carry out the shift operation, calculate the check vector according to the result after the shift oper...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com