Convolutional neural network acceleration device based on RISC-V architecture and control method thereof

A convolutional neural network, RISC-V technology, applied in the processor field, can solve the problems of FPGA resource and speed limitation, GPU power consumption and cost, poor ASIC versatility, etc., to achieve the effect of high flexibility

Inactive Publication Date: 2019-11-22
SOUTH CHINA UNIV OF TECH
View PDF6 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the current mainstream computing platforms, GPU power consumption and cost are too high, FPGA resources and speed are limited, and ASIC has poor versatility
In order to meet the calculation requirements of some cost-sensitive fields such as the Internet of Things or flexible algorithms and complex steps, it is more common to use a CPU platform, but the current general-purpose CPU is difficult to meet the large-scale calculation of neural networks.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Convolutional neural network acceleration device based on RISC-V architecture and control method thereof
  • Convolutional neural network acceleration device based on RISC-V architecture and control method thereof
  • Convolutional neural network acceleration device based on RISC-V architecture and control method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0052] The present invention will be further described below in conjunction with the accompanying drawings and specific embodiments.

[0053]This embodiment is based on the instruction rules of the RISC-V architecture to define extended instructions. The extended instructions include the SETUP instruction for configuring the relevant information of each layer of the convolutional neural network algorithm and four operation instructions for calculation. The operations Instructions include CONVOLUTION instruction, POOLING instruction, CONV_POOLING instruction and GLOBAL_POOLING instruction. Wherein, the SETUP command is referred to as the first command in the following embodiments. The CONVOLUTION instruction is called the second instruction and is used to control the coprocessor to perform convolution operation. The POOLING instruction is called the third instruction, and is used to control the coprocessor to perform local pooling operations. The CONV_POOLING instruction is c...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a convolutional neural network acceleration device based on an RISC-V architecture and a control method thereof, and the device comprises a memory used for storing data; a mainprocessor used for sending an expansion instruction; a coprocessor used for receiving the expansion instruction sent by the main processor, reading the input data from the memory according to the received expansion instruction, performing grouping operation processing on the input data to obtain output data, and storing the output data into the memory; the main processor is also used for readingthe output data stored by the coprocessor from the memory; wherein the operation processing comprises convolution operation, activation operation and pooling operation. According to the invention, thecoprocessor executes the time-consuming operation based on the expansion instruction, can adapt to input data of different sizes, flexibly performs combined operation on convolution, pooling and activation operations of the convolutional neural network, and can adapt to various lightweight convolutional neural networks. The method can be widely applied to the technical field of processors.

Description

technical field [0001] The invention relates to the technical field of processors, in particular to a convolutional neural network acceleration device based on RISC-V architecture and a control method thereof. Background technique [0002] Glossary: [0003] GPU: Graphics Processing Unit, also known as display core, visual processor, and display chip, is a microprocessor that specializes in image computing on personal computers, workstations, game consoles, and some mobile devices. [0004] FPGA: Field-Programmable Gate Array, that is, Field Programmable Gate Array, is a product of further development on the basis of programmable devices such as PAL, GAL, and CPLD. It appeared as a semi-custom circuit in the field of application-specific integrated circuits, which not only solved the shortcomings of custom circuits, but also overcome the shortcomings of the limited number of original programmable device gates. [0005] ASIC: Application Specific Integrated Circuit, that is...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06N3/063
CPCG06N3/063
Inventor 吴朝晖廖汉松李斌
Owner SOUTH CHINA UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products