Pulsation array variable-speed control method and variable-speed pulsation array micro-frame
A systolic array and control method technology, applied in the field of neural networks, can solve the problems such as the inability of the systolic array to realize variable speed control, the inability of the accelerator to realize the mixed-precision convolutional neural network, etc., to achieve the effect of improving flexibility
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0038] In order to solve the technical problems existing in the prior art, an embodiment of the present invention provides a control method for variable speed of a pulse array.
[0039] figure 1It shows a schematic flow chart of a pulsating array variable speed control method according to an embodiment of the present invention; refer to figure 1 As shown, the systolic array in the method for variable speed control of the systolic array according to the embodiment of the present invention includes at least two processing units, and the processing units can support mixed-precision processing. The control method for the variable speed of the pulse array in the embodiment of the present invention includes the following steps.
[0040] Step S101, acquiring precision modes to be converted of all processing units in the systolic array.
[0041] Set the time required for the processing unit to complete one precision mode as one processing cycle. The time required for the processing ...
Embodiment 2
[0058] In order to solve the technical problems in the prior art, an embodiment of the present invention provides a variable-speed pulsation array microframe.
[0059] figure 2 A schematic structural diagram of the variable-speed pulsation array microframe according to Embodiment 2 of the present invention is shown. refer to figure 2 As shown, the microframework of the variable speed systolic array according to the embodiment of the present invention includes several processing unit groups and a global shared cache module respectively communicating with all the processing unit groups.
[0060] The processing unit group includes a cooperative control unit and an input buffer unit, a variable-speed systolic array, an output buffer unit, an activation unit and a prediction unit respectively connected to the cooperative control unit, wherein the input buffer unit, the variable-speed systolic array, the output buffer unit, and the activation unit and the prediction unit are seq...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


