High-speed interconnection network topology discovery method and device, medium and high-performance computing system

A high-performance computing, high-speed interconnection technology, applied in transmission systems, digital transmission systems, data exchange networks, etc., can solve problems such as shortening interconnection network debugging time, inspection, and inability to perform interconnection network topology.

Active Publication Date: 2020-08-25
NAT UNIV OF DEFENSE TECH
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The technical problem to be solved by the present invention is to provide a high-speed interconnection network topology discovery method for the problem that the interconnection network topology discovery technology based on the InfiniBand protocol of the existing high-performance computing system cannot perform interconnection network topology structure inspection. Device, medium and high-performance computing system, the present invention supports fast realization of network topology discovery, and supports comparison of actual topology structure and expected topology structure to find wrong port connection relationship, thereby shortening interconnection network debugging time and improving interconnection The efficiency of network construction can not only facilitate the realization of topology structure inspection in the network chip hardware logic and network management software, but also meet the needs of network commissioning and testing personnel to quickly check the network topology structure

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-speed interconnection network topology discovery method and device, medium and high-performance computing system
  • High-speed interconnection network topology discovery method and device, medium and high-performance computing system
  • High-speed interconnection network topology discovery method and device, medium and high-performance computing system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0047] Such as figure 1 The implementation steps of the high-speed interconnection network topology discovery method used in the high-performance computing system in this embodiment include:

[0048] 1) Initialize the seed queue and adjacency list to be empty;

[0049] 2) access the peer tag information in the network interface chip of this node, and add the network interface chip recorded in the peer tag information to the seed queue;

[0050] 3) Constructing a source routing table entry pointing to the peer network interface chip, the source routing table is a data structure allocated in the memory of the management server to record the round-trip routing path between the management server and each network chip;

[0051] 4) taking the first network switching chip in the seed queue as the current network switching chip and deleting it from the seed queue;

[0052] 5) Access the peer tag information of all ports of the current network switching chip;

[0053] 6) Take out th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a high-speed interconnection network topology discovery method and device, a medium and a high-performance computing system. The topology discovery method comprises the following steps: reading opposite-end mark information from a network interface chip of a host node and adding the opposite-end mark information into a seed queue; gradually iteratively searching the seed queue for the opposite-end mark information, recording the opposite-end mark information into an adjacency table, and constructing a source routing table entry pointing to the opposite-end network interface chip; and finally, comparing the actual topological structure expressed by the adjacency list with the expected topological structure to discover a wrong port connection relationship. The invention also discloses a device, corresponding to the high-speed interconnection network topology discovery method, a medium and a high-performance computing system. According to the method, the network topology structure can be found quickly, and the actual topology structure can be compared with the expected topology structure to find out the wrong port connection relationship, so that the debuggingtime of the interconnection network is shortened, and the construction efficiency of the interconnection network is improved.

Description

technical field [0001] The invention mainly relates to the high-speed interconnection network field of high-performance computing systems, and in particular to a high-speed interconnection network topology discovery method, device, medium and high-performance computing system. Background technique [0002] The life cycle of a high-performance computing system is mainly composed of three parts: one is the construction time of the computing system, including the hardware and software installation, configuration, debugging, testing and other processes of each subsystem; the other is the normal operation time of the computing system, that is, the computing system can The time to provide services for high-performance computing applications; the third is the system fault processing time. Some minor system faults can be diagnosed and processed online, while individual serious faults need to be processed after the application is offline or even shut down for maintenance. As the size...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04L12/24
CPCH04L41/12
Inventor 曹继军徐炜遐常俊胜刘路戴艺肖灿文王强王武芳徐佳庆熊泽宇翦杰王子聪
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products