A broadband parallel channelized receiving method based on embedded gpu

A receiving method and channelized technology, applied in the field of broadband parallel channelized receiving based on embedded GPU, can solve the problems of inconvenience, high development cost, poor portability, etc., and achieve good portability, low power consumption, and improved processing. The effect of efficiency

Active Publication Date: 2021-12-03
CHONGQING UNIV OF POSTS & TELECOMM
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Aiming at the current wideband digital channelized receivers are mostly realized by DSP and FPGA platforms, which have the disadvantages of poor portability, inconvenient portability, and high development costs, the present invention proposes a wideband parallel channelized receiving method based on embedded GPU, such as figure 1 , including the following steps:

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A broadband parallel channelized receiving method based on embedded gpu
  • A broadband parallel channelized receiving method based on embedded gpu
  • A broadband parallel channelized receiving method based on embedded gpu

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0050] The traditional digital channelization structure is based on the low-pass filter bank digital channelization structure, such as figure 2 , this structure divides the broadband signal x(n) into K signals, and each signal is first moved to the baseband through down-conversion processing, then low-pass filtering is performed through a low-pass filter, and finally the data is changed through the decimator. rate to finally obtain the signal. The digital channelization structure based on low-pass filter bank is expressed as:

[0051]

[0052] Among them, h LP (n) represents a low-pass filter.

[0053] Expand the above formula to get:

[0054]

[0055] like:

[0056] x p (m-i)=x(mD-iD-p),

[0057] h p (i)=h LP (iD+p)

[0058] can get:

[0059]

[0060] take further

[0061]

[0062] but

[0063]

[0064]

[0065] Substituting the above two equations into the digital channelization structure based on low-pass filter banks can obtain the mathematic...

Embodiment 2

[0073] Such as Figure 4 , in the OpenCL platform model, an OpenCL device contains multiple computing units, and each computing unit contains multiple processing elements. These processing elements are also called work items. OpenCL computing tasks are composed of these mutually independent processing elements. implement. According to different access permissions of threads, each processing element can access four storage spaces with different permissions: private memory, local storage area, constant memory and global memory. The way they are used in the program largely determines the performance of the program. , generally speaking, their size and access speed are different.

[0074] The index of the wideband digital channelized receiver designed in this embodiment is to divide the wideband signal with a bandwidth of 6.144MHz into 3KHz, and divide it into 2048 channels in total. Due to the large number of channels, if only a single-stage channelization process is used, a la...

Embodiment 3

[0084] In the polyphase DFT channelization structure, it is necessary to take the signal points on each channel and perform DFT to obtain the corresponding channelization processing results on the channel. In this paper, the fast Fourier transform (FFT) is used [7] to replace DFT processing to improve computational efficiency.

[0085] The input data of DFT is grouped by parity, and the FFT expression can be derived by using the reducibility and periodicity of the rotation factor, which is expressed as:

[0086]

[0087]

[0088] Among them, X 1 (k), X 2 (k) is the sequence obtained after parity grouping of the input sequence x(k) after N / 2 point DFT, is the rotation factor, and N is the signal point to be processed. Through decomposition, the calculation amount of DFT can be effectively reduced. Since N is a positive integer power of 2, The point DFT can continue to be decomposed until it is decomposed into a 2-point DFT. This operation is called a butterfly oper...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The present invention relates to the technical field of communications, in particular to a broadband parallel channelized receiving method based on an embedded GPU, comprising: building an OpenCL platform, which includes work items and work groups; extracting broadband signals read into the OpenCL platform, and extracting intervals is the number of channels, the one-dimensional data originally read in after extraction forms a two-dimensional matrix, and the number of rows of the two-dimensional matrix is ​​the number of channels; the data of each row is assigned to a working group for processing, and each working group Multiply the input data in the first factor; filter the data on each channel and the polyphase filter coefficient on the branch; multiply the filtered data by the second factor; perform FFT on the formed two-dimensional matrix by column operation to obtain output data on each channel; the invention simultaneously processes calculation tasks of multiple channels, thereby improving the efficiency of task processing.

Description

technical field [0001] The invention relates to the technical field of communication, in particular to a wideband parallel channelized receiving method based on an embedded GPU. Background technique [0002] In communication, in order to achieve parallel reception of multiple signals in broadband signals, researchers at home and abroad have proposed a variety of efficient digital channelization structures [1] , can channelize the broadband signal of the entire sampling bandwidth, and obtain multiple signals at the same time, so as to realize full probability reception. In order to realize an efficient digital channelization structure, at present, most researchers use DSP platform and FPGA to implement, but these two implementation methods are not portable, and the development cost is high. [0003] As the programmability of the GPU continues to increase, the application capabilities of the GPU have gone far beyond the graphics rendering task. The research on using the GPU t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H04B1/06G06F8/30G06F8/76G06F17/16
CPCH04B1/06G06F8/76G06F8/30G06F17/16H04B1/16H04B1/001H03H17/0266H03H17/0273
Inventor 李国军田飞翔叶昌荣王遵立罗一平林金朝
Owner CHONGQING UNIV OF POSTS & TELECOMM
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap