Check patentability & draft patents in minutes with Patsnap Eureka AI!

On-chip and inter-chip interconnection network

An interconnection network and network-on-chip technology, which is applied in the field of on-chip and inter-chip interconnection networks, can solve problems such as occupancy, inability to expand large-scale on-chip and inter-chip interconnection networks, increase network load, etc., to reduce pressure and reduce congestion problems, performance-enhancing effects

Pending Publication Date: 2021-03-16
PEKING UNIV
View PDF2 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The above patents can alleviate the congestion problem to a certain extent, but on the one hand, the communication of routing control information occupies the existing communication lines and increases the network load; extended, limited

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • On-chip and inter-chip interconnection network
  • On-chip and inter-chip interconnection network
  • On-chip and inter-chip interconnection network

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0041] The purpose of the present invention is to provide an on-chip and inter-chip interconnection network, which can alleviate the congestion problem in the interconnection network and improve the performance of the interconnection network under the condition of ensuring the implementation complexity.

[0042] In order to make the above objects, features and advantages of the present invention more comprehensible, the present invention will be further describ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an on-chip and inter-chip interconnection network. The network comprises a plurality of on-chip networks and a control module, each on-chip network comprises a plurality of enhanced routers; each enhanced router communicates with a service node; each enhanced router is used for determining network state information and judging the network state of the enhanced router according to the network state information; the enhanced routers are communicated with each other through a local connection channel; the control module is in communication with each enhanced router. The control module is used for determining a routing path according to the network state and the network state information. Under the condition of ensuring the implementation complexity, the congestion problem in the interconnection network can be relieved, and the performance of the interconnection network is improved.

Description

technical field [0001] The invention relates to the field of interconnection network, in particular to an on-chip and inter-chip interconnection network. Background technique [0002] With the continuous development of integrated circuit technology, Network-on-Chip (NoC), as a new communication architecture, replaces the bus of traditional System-on-Chip (SoC) by routing and packet switching technology. way of communication. NoC has excellent characteristics such as high bandwidth and strong scalability, and overcomes the problems of poor scalability and low communication efficiency of SoC. [0003] On this basis, with the continuous development of brain science and other fields, the demand for a large-scale interconnection network based on NoC is becoming more and more urgent. In order to simulate brain computing, the requirements for network scale naturally become very large. As a mainstream neuromorphic computing chip, TrueNorth is characterized by the use of the NoC o...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/78H04L12/761H04L45/16
CPCG06F15/7825H04L45/16
Inventor 吴建军冯春丛周宇
Owner PEKING UNIV
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com