Design method of miniaturized focal plane array test data acquisition and display system

A focal plane array and test data technology, which is applied in CAD circuit design, computer aided design, electrical digital data processing, etc., can solve problems such as difficult maintenance, unfavorable real-time display of focal plane array data, and difficult development, so as to simplify operation , to achieve the effect of collection and real-time display

Active Publication Date: 2021-06-08
SOUTH WEST INST OF TECHN PHYSICS
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, some of these test systems need to rely on third-party equipment, and the development cost is high; some need to use early glue logic in the FPGA for test data integration, which is complex and difficult to maintain; the timing signals generated by the FPGA in some test systems Not synchronized with the master clock, risking data capture confusion
In terms of user interface design, some test systems in the past were written in OpenGL in Visual C++, which was difficult to develop, poor maintainability, and the reliability of the program needs to be improved; and the general 3D graphics display module contains complex The data processing program causes the program to run at a slower speed, which is not conducive to the real-time display of the focal plane array data

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Design method of miniaturized focal plane array test data acquisition and display system
  • Design method of miniaturized focal plane array test data acquisition and display system
  • Design method of miniaturized focal plane array test data acquisition and display system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] In order to make the purpose, content, and advantages of the present invention clearer, the specific implementation manners of the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments.

[0023] The invention provides a method for designing a miniaturized focal plane array test data acquisition and display system, comprising the following steps:

[0024] Carry out the focal plane array test data acquisition and display system design according to steps S1-S4,

[0025] S1, determine the overall structure of focal plane array test data acquisition and display system, in the present invention, adopt computer as upper computer, fully programmable SoC circuit board as lower computer, and make the hardware housing of system;

[0026] S2. In the lower computer, perform digital logic design on the FPGA part of the SoC chip, provide the working timing required by the focal plane array and collect the data obtaine...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a design method of a miniaturized focal plane array test data acquisition and display system, which comprises the following steps: S1, determining the overall architecture of the focal plane array test data acquisition and display system; S2, in a lower computer, carrying out digital logic design on an FPGA part in the SoC chip, providing a working time sequence needed by the focal plane array, collecting data obtained by the focal plane array, wherein a working time sequence signal is synchronized with a main clock; s3, in the lower computer, performing high-level language program design on an ARM part in the SoC chip, and processing interrupt requests respectively from the FPGA and the upper computer by adopting a double-interrupt technology to realize data exchange between the upper computer and the lower computer; and S4, in the upper computer, designing a graphical interface by adopting a .NET framework to control the lower computer, realizing data receiving and decoding, and displaying the decoded data in real time in a three-dimensional or two-dimensional mode by utilizing OpenTK.

Description

technical field [0001] The invention relates to the technical fields of electronic product testing technology and computer program design, in particular to a design method for miniaturized focal plane array test data collection and display system. Background technique [0002] In order to evaluate the performance of the focal plane array, the focal plane array needs to be tested during the development and production stages of the focal plane array. The test method is: after applying voltage and light to the focal plane array, apply control signals according to the working timing of different types of focal plane arrays, and collect the output data of the focal plane array, and monitor the working temperature of the focal plane array at the same time; for the collected data , using a computer for data processing to realize the display of test data. However, the traditional test method requires the use of signal generators, logic analyzers and other instruments, the operation...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F30/327G06F30/34G06F15/78
CPCG06F30/327G06F30/34G06F15/7807G06F2115/02
Inventor 袁鎏李潇黄海华孔繁林路小龙柯尊贵周小燕
Owner SOUTH WEST INST OF TECHN PHYSICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products