Negative capacitance field effect transistor with ferroelectric layers of different thicknesses and preparation method thereof
A ferroelectric layer and transistor technology, applied in semiconductor/solid-state device manufacturing, circuits, electrical components, etc., can solve problems such as low performance, uncontrollable gate voltage amplification, and inability to linearly control gate voltage amplification.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0036] In order to make the objectives, technical solutions and advantages of the present application more clear, the present application will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are only used to explain the present application, but not to limit the present application.
[0037] In one embodiment, as image 3 and Figure 4 As shown, a negative capacitance field effect transistor with ferroelectric layers of different thicknesses is provided, including a substrate 1, a buried oxide layer 2, a source region 4 formed based on the top layer, a drain region 5 formed based on the top layer, and a full Depleted or partially depleted channel 3, sidewall spacers 9, and gate oxide layer 6, negative capacitance ferroelectric layer 7, metal layer 8 isolated between source region 4 and drain region 5 by sidewall spacer 9, negative capacitance ferroelectric l...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


