Multi-chip packaging structure
A multi-chip packaging and chip technology, which is applied to semiconductor/solid-state device components, semiconductor devices, electrical components, etc., can solve problems such as easy overlapping, time-consuming and labor-intensive, height difference, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0027] In order to achieve the above-mentioned purpose and effect, the technical means adopted in the present invention, its structure, and the method of implementation, etc., are hereby described in detail with respect to preferred embodiments of the present invention. Its features and functions are as follows, so that it can be fully understood.
[0028] see, figure 1 , figure 2 As shown, it is a top view of a chip of a preferred embodiment of the present invention, and a top view of a chip of another embodiment. It can be clearly seen from the figure that the stacked multi-chip package structure of the present invention, in the embodiment, the package The structure is a square planar package type, which is not limited to this in actual implementation. The package structure includes a package carrier 1 and at least two or more chips 2, wherein:
[0029] The package carrier 1 includes a die-bonding area 10 at the center, and at least one side of the die-bonding area 10 is...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


