Unlock instant, AI-driven research and patent intelligence for your innovation.

Preparation method of semiconductor packaging substrate

A technology for packaging substrates and semiconductors, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, electric solid-state devices, etc. Production cost, the effect of improving production yield and production efficiency

Pending Publication Date: 2022-02-01
苏州群策科技有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] In the existing packaging substrate preparation process, it is necessary to prepare a core substrate first, and then form a dielectric layer and a circuit layer on the core substrate. This technology has the problems of low wiring density, many layers, long wires and high impedance. For high frequency The substrate is difficult to apply; and because of the large number of stacked layers, the process steps are also more complicated; and the material used in the metal pillars formed in the preparation process is electroplated solder, so that in the process of forming the metal pillars, the difference between electroplated solder and electroplated copper Insufficient binding force, easy to separate when heated in the subsequent substrate preparation process, greatly reducing the molding yield of the substrate, increasing production costs, and reducing production efficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation method of semiconductor packaging substrate
  • Preparation method of semiconductor packaging substrate
  • Preparation method of semiconductor packaging substrate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0049] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0050] It should be noted that terms such as "first" and "second" are used for descriptive purposes only, and should not be understood as indicating or implying relative importance or implicitly indicating the quantity of indicated technical features. Thus, a feature defined as "first", "second", etc. may expressly or implicitly include one or more of that feature.

[0051] In the preparation method of the semiconductor packaging substrate described in this ap...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a preparation method of a semiconductor packaging substrate. The method comprises the following steps: providing a core board, and forming a metal layer on the surface of the core board; forming a first resistance layer on the metal layer, and forming a plurality of first openings in the first resistance layer; forming a metal column in the first barrier layer, and removing the first barrier layer; forming a second resistance layer on the metal column, and forming a plurality of second openings in the second resistance layer; forming a first circuit layer in the second opening, removing the second resistance layer, forming a dielectric layer on the first circuit layer, and forming a plurality of third openings in the dielectric layer; forming a third resistance layer on the dielectric layer, and forming a plurality of fourth openings in the third resistance layer; forming a second circuit layer in the third opening; and removing the core board and the metal layer, and welding a chip on the metal column. The material of the metal column is changed from electroplating soldering tin to nickel gold, so that the bonding property of the metal column is improved, the production yield and the production efficiency of the substrate are improved, and the production cost is greatly reduced.

Description

technical field [0001] The invention relates to the technical field of PCB boards, in particular to a method for preparing a semiconductor package substrate. Background technique [0002] In the existing packaging substrate preparation process, it is necessary to prepare a core substrate first, and then form a dielectric layer and a circuit layer on the core substrate. This technology has the problems of low wiring density, many layers, long wires and high impedance. For high frequency The substrate is difficult to apply; and because of the large number of stacked layers, the process steps are also more complicated; and the material used in the metal pillars formed in the preparation process is electroplated solder, so that in the process of forming the metal pillars, the difference between electroplated solder and electroplated copper If the binding force is not enough, it is easy to separate when heated in the subsequent substrate preparation process, which greatly reduces...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/48
CPCH01L21/4853H01L2924/01028H01L2924/01079
Inventor 盛会许弘煜方柏凯
Owner 苏州群策科技有限公司