Super-large-scale heterogeneous FPGA (Field Programmable Gate Array) layout method considering clock constraint

Abstract

The invention discloses a super-large-scale heterogeneous FPGA (Field Programmable Gate Array) layout method considering clock constraint, which comprises the following steps of: (1) constructing a hierarchical structure by adopting a clustering method of connection perception and type balance according to a given netlist and architecture; (2) in each level, modeling the heterogeneous and clock-aware layout into a series of unconstrained optimization sub-problems by adopting a mixed penalty augmented Lagrange method, and executing Adam to solve each sub-problem; (3) executing IP block legalization based on matched clock sensing; (4) obtaining an HCLB-level netlist by adopting a multi-stage packaging strategy; (5) executing clock-driven global layout to improve the layout quality; and (6) finally, a CLB legalization method based on history is adopted to ensure layout legality. According to the method, on the premise of meeting clock constraints, a high-quality layout result can be quickly obtained, the wiring length is effectively reduced, and the requirement of the current super-large-scale FPGA layout stage can be met.

Description

technical field [0001] The invention relates to a super-large-scale heterogeneous FPGA layout method considering clock constraints, and belongs to the technical field of FPGA physical design automation. Background technique [0002] A Field Programmable Gate Array (FPGA) is a logic device that can be reprogrammed to implement user customization. As an integrated circuit, FPGA has the advantages of low risk and high design flexibility. Compared with ASICs, FPGAs can quickly enter the market at a lower cost and are suitable for high-end control applications. FPGA is one of the fastest growing fields in the semiconductor industry and has become a research hotspot in academia and industry. [0003] In order to meet emerging circuit design requirements, FPGA has achieved innovative evolution in architecture. In order to improve the integration level of the circuit, the logic block of modern FPGA presents large-scale and heterogeneous characteristics. The CLB architecture has ...

AI Technical Summary

Problems solved by technology

[0007] The purpose of the present invention is to provide a kind of very large-scale heterogeneous FPGA layout method that considers clock constraint, to solve the poor problem of FPGA layout result in the prior art

Images