Supercharge Your Innovation With Domain-Expert AI Agents!

Manufacturing method of MIM capacitor and MIM capacitor

A manufacturing method and capacitor technology, which are applied to capacitors, electro-solid devices, circuits, etc., can solve the problems of reduced capacitor performance, poor capacitor linearity performance, and reduced read-write and computing performance of mixing chips, so as to improve reliability. , the effect of reducing the temperature coefficient and improving the temperature linearity performance

Active Publication Date: 2022-06-03
BEIJING CHIP IDENTIFICATION TECH CO LTD +3
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

It is usually necessary to etch away the dielectric layer other than the upper plate, and etching will cause plasma damage to the dielectric layer, which will reduce the performance of the capacitor, resulting in poor linearity of capacitance with temperature, or failure of capacitor reliability.
The linearity performance of MIM capacitors with temperature changes is poor, which greatly restricts the application of MIM capacitors on frequency mixing chips
For example, in the high-precision ADC core capacitor array architecture, a large number of MIM capacitors connected in series and parallel are required. The large temperature coefficient will lead to fluctuations in environmental factors and directly cause differences in the size of the MIM capacitors, which will lead to a significant decrease in the read, write and computing performance of the frequency mixing chip. , so the temperature drift performance (temperature linearity performance) of MIM capacitors needs to be further improved

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacturing method of MIM capacitor and MIM capacitor
  • Manufacturing method of MIM capacitor and MIM capacitor
  • Manufacturing method of MIM capacitor and MIM capacitor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

The method for manufacturing an MIM capacitor provided in this embodiment includes: a first step, refer to Figure 2A , deposit on the substrate 1 to form the lower electrode plate 2, deposit a thermally conductive resistance material with a low temperature coefficient on the lower electrode plate 2 to form the first thin film resistance layer 3; deposit on the first thin film resistance layer 3 to form a dielectric layer 4, on the dielectric layer 4, a thermally conductive resistance material with a low temperature coefficient is deposited on the second thin film resistance layer 5, so that the first thin film resistance layer 3 and the second thin film resistance layer 5 fully cover the dielectric layer 4; on the second thin film resistance layer 5, a conductive metal is deposited The material forms a material layer as the upper plate 6 . The second step, refer to Figure 2B , apply photoresist 7 on the material layer of the upper pole plate 6, form a photoresist pattern by ...

Embodiment 2

The method for manufacturing an MIM capacitor provided in this embodiment includes: a first step, refer to Figure 3A , deposit on the substrate 1 to form the lower electrode plate 2, deposit a thermally conductive resistance material with a low temperature coefficient on the lower electrode plate 2 to form the first thin film resistance layer 3; deposit on the first thin film resistance layer 3 to form a dielectric layer 4, on the dielectric layer 4, a thermally conductive resistance material with a low temperature coefficient is deposited on the second thin film resistance layer 5, so that the first thin film resistance layer 3 and the second thin film resistance layer 5 fully cover the dielectric layer 4; on the second thin film resistance layer 5, a conductive metal is deposited The material forms a material layer as the upper plate 6 . The second step, refer to Figure 3B , apply photoresist 7 on the material layer of the upper pole plate 6, form a photoresist pattern by ...

Embodiment 3

The method for manufacturing an MIM capacitor provided in this embodiment includes: a first step, refer to Figure 4A , deposit on the substrate 1 to form a lower electrode plate 2, deposit a thermally conductive resistance material with a low temperature coefficient on the lower electrode plate 2 to form a first thin film resistance layer 3; deposit on the first thin film resistance layer 3 to form a dielectric layer 4, on the dielectric layer A second thin film resistance layer 5 is formed by depositing a thermally conductive resistance material with a low temperature coefficient on 4, and the first thin film resistance layer 3 and the second thin film resistance layer 5 fully cover the dielectric layer 4; on the second thin film resistance layer 5, a conductive metal is deposited The material forms a material layer as the upper plate 6 . The second step, refer to Figure 4B , apply photoresist 7 on the material layer of the upper pole plate 6, form a photoresist pattern by ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Temperature coefficientaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention relates to the field of semiconductors, and provides a manufacturing method of an MIM capacitor and the MIM capacitor. The manufacturing method of the MIM capacitor comprises the following steps: forming a lower polar plate on a substrate; depositing a heat-conducting resistance material with a low temperature coefficient on the lower polar plate to form a first thin-film resistance layer; forming a dielectric layer on the first thin film resistance layer; depositing a heat-conducting resistance material with a low temperature coefficient on the dielectric layer to form a second thin-film resistance layer, and enabling the first thin-film resistance layer and the second thin-film resistance layer to completely wrap the dielectric layer; and forming an upper pole plate on the second thin-film resistance layer. According to the invention, the dielectric layer of the MIM capacitor is totally wrapped by the two film resistance layers with low temperature coefficients, so that the overall temperature coefficient of the MIM capacitor can be reduced, and the temperature linearity performance of the MIM capacitor is improved.

Description

technical field [0001] The present invention relates to the field of semiconductors, in particular to a method for manufacturing an MIM capacitor and a MIM capacitor. Background technique [0002] MIM (metal-insulator-metal, metal-insulator-metal) capacitors have the advantages of high capacitance, low resistivity, and low parasitic effects, and are widely used in radio frequency circuits and high-speed analog circuits. Conventional MIM capacitors are, from top to bottom, an upper plate, a dielectric layer, a lower plate, and metal materials such as aluminum and copper of the lower plate. Usually, the dielectric layer other than the upper plate needs to be etched away, but the etching will cause plasma damage to the dielectric layer, reduce the performance of the capacitor, cause the linearity performance of the capacitor to change with temperature to deteriorate, or cause the reliability of the capacitor to fail. . The poor linearity performance of MIM capacitors with tem...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L49/02
CPCH01L28/75H01L28/40
Inventor 赵东艳王于波王凯陈燕宁付振刘芳余山邓永峰吴波郁文刘倩倩
Owner BEIJING CHIP IDENTIFICATION TECH CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More