High-capacity cascading electro-optical full adder/subtractor chip
A large-capacity, full-adder technology, applied in the field of integrated optical computing, can solve problems such as difficult XOR logic, difficulty in implementing adders, and limited number of modulators, and achieves strong versatility
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0030] In order to make the objectives, technical solutions and advantages of the present invention clearer, the present invention will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are only used to explain the present invention, but not to limit the present invention. In addition, the technical features involved in the various embodiments of the present invention described below can be combined with each other as long as they do not conflict with each other.
[0031] like figure 1 As shown, the cascadable large-capacity electro-optical full adder chip of the example of the present invention, taking the one-stage adder as an example, includes the addend A loading area 1, the first linear operation area 2, the addend B loading area 3, the first Two linear operation areas 4, and related auxiliary optical paths.
[0032] contains wavelength λ 1 , λ 2 ...λ...
PUM
| Property | Measurement | Unit |
|---|---|---|
| Bandwidth | aaaaa | aaaaa |
| Bandwidth | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


