Unlock instant, AI-driven research and patent intelligence for your innovation.

High-capacity cascading electro-optical full adder/subtractor chip

A large-capacity, full-adder technology, applied in the field of integrated optical computing, can solve problems such as difficult XOR logic, difficulty in implementing adders, and limited number of modulators, and achieves strong versatility

Pending Publication Date: 2022-07-29
HUAZHONG UNIV OF SCI & TECH
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The current optical adders are divided into two types: all-optical adders and electro-optic adders. All-optical adders will generate huge energy loss due to nonlinear effects, and generally can only be limited to half adders or single-bit full adders, which is difficult to implement. Higher bit adder
Although the electro-optical adder has low power consumption in logic operations, it is difficult to implement XOR logic through a simple optical path. Usually, this kind of adder requires multiple modulators to jointly load the same signal, and its expansion to high bits is limited by the modulator. The number and complex optical path
Moreover, it is difficult for the existing all-optical and electro-optic adders to introduce technologies such as wavelength division multiplexing to achieve parallel operations, and it is difficult to increase the operation rate.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-capacity cascading electro-optical full adder/subtractor chip
  • High-capacity cascading electro-optical full adder/subtractor chip
  • High-capacity cascading electro-optical full adder/subtractor chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] In order to make the objectives, technical solutions and advantages of the present invention clearer, the present invention will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are only used to explain the present invention, but not to limit the present invention. In addition, the technical features involved in the various embodiments of the present invention described below can be combined with each other as long as they do not conflict with each other.

[0031] like figure 1 As shown, the cascadable large-capacity electro-optical full adder chip of the example of the present invention, taking the one-stage adder as an example, includes the addend A loading area 1, the first linear operation area 2, the addend B loading area 3, the first Two linear operation areas 4, and related auxiliary optical paths.

[0032] contains wavelength λ 1 , λ 2 ...λ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Bandwidthaaaaaaaaaa
Bandwidthaaaaaaaaaa
Login to View More

Abstract

The invention discloses a high-capacity cascading electro-optical full adder chip, and belongs to the field of integrated optical calculation. Comprising an addend A loading area, a first linear operation area, an addend B loading area, a second linear operation area and an auxiliary light path. And the addend A loading area and the first linear operation area are used for realizing the logic operation of exclusive OR and AND of the carry optical signal and the addend A electric signal. And the addend B loading area and the second linear operation area are used for realizing the logic operation of exclusive OR and AND of an exclusive OR optical signal obtained by the carry signal and the addend A and an electrical signal of the addend B. The above structure is combined with an auxiliary optical path to realize the full adder. The high-bit adder has the capability of being expanded to a higher-bit adder in a cascading manner. In addition, by means of the original optical structure, a full reducer can be achieved. Besides, a wavelength division multiplexing technology can be introduced to realize multi-wavelength parallel calculation, so that the total operation rate of a chip reaches a Tbit / s magnitude, and a carry selection adder with a higher bit can be realized on the structure of a low-bit full adder by utilizing the parallelism of the wavelength.

Description

technical field [0001] The invention belongs to the field of integrated optical computing, and more particularly, relates to a large-capacity cascadable electro-optical full adder / subtractor chip. Background technique [0002] With the large-scale application of artificial intelligence and the rapid development of 5G technology, the demand for data processing in all walks of life is increasing day by day. However, as the basic unit of digital logic computing, electronic computing transistors are difficult to be significantly improved in size and performance, and it is difficult to meet the increasing demand for data processing. Light has the characteristics of ultra-large bandwidth, ultra-high frequency and low power consumption, and photons have multiple dimensions, which can process data in parallel, which makes optical digital computing one of the most competitive alternatives for data processing. [0003] The current optical adders are divided into two categories: all-o...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06E1/04G06F7/501G06F7/575G02F1/03G02F1/21G02F3/00
CPCG06E1/04G06F7/501G06F7/575G02F3/00G02F1/0327G02F1/212
Inventor 董建绩张文凯周海龙
Owner HUAZHONG UNIV OF SCI & TECH