Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Memory rewind and reconstruction for hardware emulator

A random access memory and storage unit technology, applied in static memory, software simulation/interpretation/simulation, detection of faulty computer hardware, etc., can solve problems such as neglect

Inactive Publication Date: 2005-02-02
快速转动设计系统公司
View PDF9 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

One question is which signal to observe (i.e., which node in the DUV to observe)
The second question is when to observe the signal (i.e. on what clock transition and / or at which confluence of events, sometimes called triggers)
In fact, even state-of-the-art emulators that take this into account can only treat this memory as a "black box", which means that the state-of-the-art emulator simply ignores the memory in the DUV and only allows capture of the black box's output signal

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Memory rewind and reconstruction for hardware emulator
  • Memory rewind and reconstruction for hardware emulator
  • Memory rewind and reconstruction for hardware emulator

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0054] Opening the drawings, the preferred apparatus and method of the present invention will now be described.

[0055] As will now be seen, one embodiment has three main parts. These parts are "Capture", "Rewind" or "Reconstruct", and "Replay". The capture is performed while the DUV is running in the emulator, in the context of various embodiments of the invention, capture refers to the capture of memory write operations. As will now be shown, memory write data is captured into a circular buffer. The depth of this circular buffer determines the length of the time interval used for rewinding or reconstruction, ie the trace window.

[0056] First, it must be noted that most of the discussion of the various embodiments herein will be in the context of logic gates. In processor-based simulation systems, this approach is implemented by compiling the logic into Boolean expressions to be executed by the processor. For users of simulated systems, the output of a processor-based ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method and apparatus are disclosed for debugging circuit designs having random access memory (RAM) therein. The circuit design is emulated on a hardware logic emulator or software simulator. The RAM can be rewound or reconstructed to a previous state, and then replayed. The RAM can also be reconstructed to a state in which the RAM was maintained at some point during a trace window.

Description

technical field [0001] The field of the invention relates generally to hardware logic emulation systems for verifying integrated circuit and electronic system designs, and more particularly, to methods and apparatus for restoring data stored in memory circuits from any known checkpoint fed back in time , the memory circuit forms part of the digital circuit design. Background technique [0002] This application claims the benefit of US Provisional Application Serial No. 60 / 442,176, filed January 23,2003. The contents of this US Provisional Application Serial No. 60 / 442,176 are hereby incorporated by reference in their entirety. [0003] Hardware logic emulation systems are well known devices for implementing user designs in multiple programmable integrated circuit designs. Such logic simulation systems are available from a number of vendors, including Cadence Design Systems, Inc. of San Jose, CA, USA, among others. Typical emulation systems use programmable logic chips or ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/28G01R31/3181G06F9/455G06F11/22G06F17/50G11C29/00
CPCG06F17/5022G06F17/5027G06F30/331
Inventor P·贝勒特斯基A·克菲尔T·-C·林
Owner 快速转动设计系统公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products