Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device

A technology of semiconductors and conductors, applied in the field of semiconductor devices, can solve problems such as waveform distortion, adverse effects of signals, failure to adopt, etc., and achieve the effect of excellent electrical performance

Inactive Publication Date: 2005-02-02
PANASONIC CORP
View PDF1 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The emission noise causes problems such as waveform distortion and delay to other signals
Also, when the speed of the transmitted signal is high, depending on the frequency or the type of the signal, the electroplating stub 7 has capacitive characteristics, so it may have a bad influence on the signal transmitted in the conductor wiring, and when impedance matching is performed on the wiring substrate, due to This short line will create unwanted reflections and will not get the desired impedance
In addition, the emission of useless noise also causes energy loss
[0011] Like this, known semiconductor device has not taken corresponding measures at all for the above problem about electroplating short wire

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device
  • Semiconductor device
  • Semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0053] figure 1 is a plan view of a wiring substrate in Embodiment 1 of the semiconductor device of the present invention. Figure 2A for figure 1 A partial enlarged view of the semiconductor device, for the figure 1 An example of the pattern of the upper layer of the wiring substrate cut into a monolithic part, and is in figure 1 Among the four directions shown, only one direction is shown as a representative figure. Figure 2B Graphic example for the lower layer.

[0054] figure 1 Among them, a semiconductor element 1 has electrode terminals 2 . In this example, the semiconductor element 1 is mounted on a wiring board, but it shows a state that has not yet been encapsulated with resin. However, as in the above-mentioned known case, after packaging and mounting solder balls, it is finally cut along the cutting position 3 of each side shown by the dotted line.

[0055] exist Figure 2A and Figure 2B On the top, 51 is a wiring layer forming an upper layer, and 52...

Embodiment 2

[0063] Figure 5A and Figure 5B This is an example of a wiring pattern of a wiring substrate in Embodiment 2 of the semiconductor device of the present invention. The numbers in the figure are except conductor wiring 25, the rest and figure 1 , Figure 2A and Figure 2B The same as used in . The difference between Embodiment 2 and Embodiment 1 is that the conductor wiring, that is, the specific conductor wiring formed on a different wiring layer from the adjacent wire wiring, transmits a signal of ground or power. that is Figure 5A and Figure 5B , a specific conductor wiring 25 is connected to ground or a power supply.

[0064] According to the above structure, since the electroplating short wires 7 of the conductor wiring 25 of the grounding or power supply are at least on the different wiring layers 51, 52 from the electroplating short wires 12, 13 of the conductor wirings 10, 11 on both sides, the electroplating stub wires If they are not adjacent to each other,...

Embodiment 3

[0067] Figure 6 An example of a wiring pattern in Embodiment 3 of the semiconductor device of the present invention is shown. In addition to the conductor wiring 26, the numbers in the figure are the same as figure 1 , Figure 2A and Figure 2B The same as used in . The third embodiment differs from the first embodiment in that the transmission signal of the conductor wiring 26 is a digital signal.

[0068] According to the above structure, since the electroplating stub 7 of the conductor wiring 26 of the digital signal is at least on a different wiring layer from the electroplating stubs 12 and 13 (not shown) of the conductor wiring 10 and 11 on both sides, the two are not connected. Adjacent to each other, the distance between them increases, and the distance between the short wires for plating of the conductor wirings 10 and 11 and the conductor wiring 26 also increases.

[0069] Digital signals contain high-order harmonic components, which actually contain several t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A semiconductor device includes a base, a semiconductor element having a plurality of electrodes, a plurality of conductive lines connected to the electrodes of the semiconductor element, plating stubs attached to the conductive lines, and a plurality of wiring layers formed in a plurality of layers on the base. The plating stub attached to a first conductive line, and the plating stubs attached to one or a plurality of second conductive lines adjacent to the first conductive line, exist in different conductive wiring layers.

Description

technical field [0001] The present invention relates to a semiconductor device, and more particularly, to a semiconductor device which is excellent in noise resistance during signal transmission and exhibits an excellent effect during high-speed signal transmission. Background technique [0002] In recent years, along with the miniaturization and high-speed development of electronic equipment, high-density, high-performance, and high-speed semiconductor devices have also begun to be required. Among them, as the actual mounting form of semiconductor devices, there is a grid array type in which terminals can be arranged in a grid pattern not on the surrounding terminals but on the entire surface. This is attracting attention as the mainstream of high-density mounting and is being developed. middle. Grid array semiconductor devices generally use wiring substrates to meet the above requirements. This is because, if a wiring substrate is used, the wiring layers can be stacked t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L23/12H01L21/48H01L23/498H01L23/52H05K1/02H05K3/00H05K3/24H05K3/46
CPCH01L2924/01082H05K3/242H01L2924/01004H01L21/4846H01L2924/30105H01L2924/15311H01L2924/01029H01L23/49822H01L2924/01028H01L2224/48091H01L2224/49171H01L2924/014H01L2924/30107H01L24/49H01L2224/32225H05K3/4652H01L2924/3011H01L24/48H01L2924/01079H01L2224/48227H05K1/0216H05K2201/0919H01L23/49838H01L2924/01005H01L2924/01033H01L2924/01006H01L2924/01078H05K3/0052H01L2224/73265H01L2924/3025H01L2224/451H01L2924/30111H01L2924/00014H01L24/45H01L24/73H01L2924/181H01L2224/05554H01L2924/10162H01L2924/00H01L2924/00012H01L2224/45099H01L2224/05599H01L23/52
Inventor 川端毅
Owner PANASONIC CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products