Multiplier based on improved Montgomey's algorithm

A modular multiplier and algorithm technology, applied in the field of modular multipliers based on the improved Montgomery algorithm, can solve the problems of many calculation cycles, large VLSI implementation area, large critical path delay, etc.

Inactive Publication Date: 2006-06-14
TSINGHUA UNIV
View PDF0 Cites 24 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0014] Another problem is that the multiplication and addition operations included in the original Montgomery algorithm are all large number operations. The hardware cost is very high when VLSI is implemented, and because the carry chain is too long, the critical path delay is very large, which restricts the clock frequ

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multiplier based on improved Montgomey's algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0066] The modulus multiplier circuit structure of this design is as follows: figure 1 As shown, it is implemented with an ASIC chip.

[0067] The entire data path is composed of five units: input unit, intermediate unit, pre-calculation unit, output unit and multiplexer. The input unit includes three input ports a, b, n and two 64-bit multipliers; the intermediate unit includes a 128-bit adder and a 129-bit register; the pre-calculation unit consists of adder I, adder II, adder III And register I, register II, register III; the output unit is composed of adder IV and register IV.

[0068] A feature of this design is that although the operands of the modular multiplier have been decomposed into 64-digit numbers with a relatively short bit length, the delay of the 64-bit multiplier is still relatively large, and it still reaches More than 20ns, which limits the clock frequency of the system. Therefore, this design uses a multiplier with 7-stage pipeline structure to shorten ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention belongs to the field of computer encryption/decryption, characterized in that: the mode multiplier uses two 7-stage pipelining 64-bit multipliers to resolve operation numbers so as to raise system clock frequency and uses precalculating unit to send the data inputted in advance into a multiplier under the control of an external state machine. And the stages are divided according to three clock cycles of waiting the calculated results in the stage of calculating the previous bit value in the operation number. From i=0, the invention starts the first stage of calculating, repeats the above steps until all the mode multiplication of ones place numbers in the operation number ends, thus solving the problem of pipeline stopping and improving system parallel property and reducing the needed clock number. The mode multiplier is 233-bit long, and based on SMIC 0.18 mum worst process and the maximum time delay of the key route is 3.8 nano ad 2 sq m. One mode multiplication need take 110 clock cycles. As compared with the other structures, the invention has the characters of small area and high speed, applied to ECC code system and RSA code system.

Description

technical field [0001] The rapid development of e-commerce, secure communication and other applications puts forward higher requirements for information security on the open network, so public key cryptosystems such as RSA and ECC are widely used in key transmission and digital signatures. The core operations of RSA and prime number field ECC are modular exponentiation operations, and in order to ensure a certain degree of security, the bit length of the RSA modulus and exponent needs to reach more than 1024 bits, and the bit length of the ECC modulus and exponent also needs to reach 233 bit above. However, it is very inefficient to use software for large-scale modular multiplication operations of this scale, and it will take up a lot of system resources. Therefore, various hardware for large-number modular exponentiation has emerged as the times require. The modular multiplier VLSI structure in this design belongs to this kind of encryption / decryption technical field. Back...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F7/72
Inventor 李树国毛天然
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products