Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for fabricating semiconductor device and semiconductor device

a semiconductor and device technology, applied in the direction of semiconductor devices, electrical appliances, transistors, etc., can solve the problems of large change in threshold voltage, reduction of driving ability of transistors and the like, and the lik

Inactive Publication Date: 2006-11-30
PANASONIC CORP
View PDF9 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

This approach allows for the formation of gate insulating films with excellent thickness control and quality, suppressing leakage current and ensuring the semiconductor substrate is not nitrided, thereby improving the reliability and performance of semiconductor devices.

Problems solved by technology

This phenomenon is called boron leakage and causes a large change in a threshold voltage, reduction in the driving ability of a transistor and the like.
Especially, the smaller thickness a gate insulating film has, the larger the boron leakage becomes.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for fabricating semiconductor device and semiconductor device
  • Method for fabricating semiconductor device and semiconductor device
  • Method for fabricating semiconductor device and semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

examples

[0077] Hereinafter, examples according to the present invention will be described with reference to the accompanying drawings. In the following drawings, each component having substantially the same function is identified by the same reference numeral for the purpose of simplification.

first example

(First Example)

[0078] A first example of the present invention which relates to a semiconductor device 100 including two different gate insulating films 11 and 12 having different thicknesses will be described with reference to cross-sectional views shown in FIG. 1 and schematically illustrating respective process steps for fabricating a semiconductor device.

[0079] First, as shown in FIG. 1A, in an epitaxial wafer (a semiconductor substrate) 1 in which an epitaxial layer having a resistivity of 10-15 Ωcm and a thickness of 5 μm was formed on a silicon substrate of which the principal surface was the (100) plane and which has a p-type resistivity of 0.01-0.02 Ωcm, isolation regions 2 having a depth of 250 nm were formed using STI (shallow trench isolation) process, so that an isolation width between adjacent two of the isolation regions 2 was 200 nm. Furthennore, well formation and introduction of an impurity into an active region by ion implantation for adjusting a threshold voltag...

second example

(Second Example)

[0087] A second example of the present invention which relates to a semiconductor device 200 including a gate insulating film 32 will be described with reference to cross-sectional views shown in FIG. 2 and schematically illustrating respective process steps for fabricating a semiconductor device.

[0088] First, as shown in FIG. 2A, in an epitaxial wafer (a semiconductor substrate) 1 in which an epitaxial layer having a resistivity of 10-15 Ωcm and a thickness of 5 μm was formed on a silicon substrate of which the principal surface was the (100) plane and which has a p-type resistivity of 0.01-0.02 Ωcm, isolation regions 2 having a depth of 250 nm were formed using STI (shallow trench isolation) process, so that an isolation width between adjacent two of the isolation regions 2 was 200 nm. Furthermore, well formation and introduction of an impurity into an active region by ion implantation for adjusting a threshold voltage were performed.

[0089] Thereafter, as shown i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Part of a first oxide film formed by thermal oxidation is removed by etching. A second oxide film is formed in the part of substrate from which the first oxide film has been removed using heated nitric acid. The two oxide films are nitrided by a nitrogen plasma having a low energy so as to be first and second gate insulating films, i.e., oxynitride films, respectively.

Description

BACKGROUND OF THE INVENTION [0001] The present invention relates to a method for fabricating a semiconductor device and a semiconductor device, and particularly relates to a method for fabricating a semiconductor device including an oxide film which is formed by solution oxidation and, furthermore, into which nitrogen is introduced and the semiconductor device. [0002] Among a plurality of transistors formed on a semiconductor substrate, for example, a transistor in a CMOS (complementary metal oxide semiconductor) device has a gate insulating film having a more and more reduced thickness for the purpose of improving the driving ability of a semiconductor device. In recent years, a gate insulating film having a thickness of 1-3 nm is required for such a transistor. On the other hand, in another transistor which is not required to perform a high speed operation but is required to use a relatively high voltage such as an input / output signal, a gate insulating film has to have a relative...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L29/788H01L21/31H01L21/311H01L21/314H01L21/316H01L21/318H01L21/336H01L21/469H01L21/8234H01L21/8238H01L27/088H01L27/092H01L29/78H01L29/786
CPCH01L21/02164H01L21/02238H01L21/02255H01L21/02258H01L21/02332H01L29/6659H01L21/31111H01L21/3144H01L21/31662H01L21/823462H01L21/823857H01L21/0234
Inventor YONEDA, KENJI
Owner PANASONIC CORP