Integrated Digitizer System with Streaming Interface
a technology of integrated digitizer and streaming interface, which is applied in the field of measurement and data acquisition systems, can solve the problems that the technology process required for high-speed adcs is usually not the optimal process for the logic required, and achieve the effect of accurately determining (predicting) and minimizing dead acquisition tim
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
first embodiment
[0059]Several algorithms or variations of an algorithm may be devised to manage the data acquisition process according to the principles described above. In a first embodiment, the memory controller 328 may actually receive a specified number ‘N’ of records. The acknowledgement from expansion module 322 may be sent immediately after the reception of the end of record symbol unless all buffers are full. If / when all buffers are full, memory controller 328 may be instructed to wait until the next buffer is free.
second embodiment
[0060]In a second embodiment, the ASM 310 may be programmed to acquire N records and then wait for the ACK signal from the expansion module 322 to be asserted. The memory controller 328 (and / or DSP 326) may have been previously programmed or instructed to receive these N records and wait for their consumption before sending acknowledgement (i.e. before asserting the ACK signal) to the ASM 310.
third embodiment
[0061]In a third embodiment, the ASM 310 may be programmed to acquire N records before it waits for the ACK signal to be asserted. Memory controller 328 may include a first number (M) of buffers, each buffer holding a second number (N) of records, where ‘M’ and ‘N’ are nonzero integers. The ACK signal may be asserted to the ASM 310 immediately upon the reception of each set of N records, unless all M buffers are in use. If that is the case, the memory controller may be instructed / programmed to wait until at least one buffer is free before asserting the ACK signal to the ASM 310.
[0062]FIG. 7 shows the time flow diagram 700 of a data acquisition process in a system using a digitizer system such as those exemplified in FIGS. 3 and 4, according to one embodiment. As shown in FIG. 7, a state engine 702 may implement control / management of the data acquisition process. State engine may be a finite state machine or programming instruction executed by a controller / processor or any combinatio...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 