A method for removing interweaving and speed match

A rate matching and deinterleaving technology, applied in digital transmission systems, electrical components, error prevention, etc., can solve the problems of increasing circuit area and power consumption, reducing the capacity of the first interleaving RAM, and achieving low power consumption and saving The effect of capacity, simple algorithm

Active Publication Date: 2007-12-12
ZTE CORP
View PDF0 Cites 18 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The technical problem to be solved by the present invention is to provide a method for de-interleaving and de-rate matching, which solves the disadvantages of increasing the area and power consumption of the circ

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A method for removing interweaving and speed match
  • A method for removing interweaving and speed match
  • A method for removing interweaving and speed match

Examples

Experimental program
Comparison scheme
Effect test

Example

[0149] The first specific implementation, as shown in FIG. 2, includes the following steps:

[0150] Step 210: Determine the rate matching mode of the transmission channel. If it is a puncturing mode, go to step 220; otherwise, go to step 230;

[0151] Step 220: Perform a first de-interleaving process on the symbol sequence of the current frame of the transmission channel; perform step 260;

[0152] Step 230: Calculate the value of the parameter e corresponding to the current symbol and its write address symbol_addr in the first interleaving RAM;

[0153] Step 240: Determine whether the e value corresponding to the current symbol is less than 0, if it is less than 0, go to step 250, otherwise go to step 260;

[0154] Step 250: Discard this symbol, and transfer to the processing of the next symbol;

[0155] Step 260: Write the symbols processed above into the first interleaving RAM in sequence;

[0156] Step 270: If there are TTI symbol sequences that have been punctured in the int...

Example

[0157] The second specific embodiment,

[0158] As shown in Figure 3, it includes the following steps:

[0159] Step 310: Determine the rate matching mode of the transmission channel, if it is a puncturing mode, go to step 320; otherwise, go to step 330;

[0160] Step 320: Perform a first de-interleaving process on the symbol sequence of the current frame of the transmission channel; perform step 390;

[0161] Step 330: Judge whether the TTI of the current transmission channel is greater than 10ms, if it is not greater than 10ms, proceed to step 340; otherwise, proceed to step 360;

[0162] Step 340: Calculate the parameter e value of the current symbol and its write address symbol_addr in the first interleaving RAM;

[0163] Step 350: If the e value corresponding to the current symbol is greater than 0, directly register the current symbol, otherwise the current symbol and the last registered symbol are accumulated and registered; step 390 is executed;

[0164] Step 360: When the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A method for dispelling interlace and dispelling speed match, first according to the matching mode for speed of transmission channel, judges that whether or not actualize the stiletto transmission channel, if yes, the symbol serial of present frame of transmission channel is operated the first dispelling interlace; if no, the symbol serial of present frame of transmission channel is operated the first dispelling interlace, and at the same time the symbol serial of present frame of transmission channel is operated the repeating procession of dispelling byte; and then the processed symbol serial is written in the random memory of first interlace; at last if said first interlace random memory has the symbol serial of transmission channel and transmission time interval, and the dispelling stiletto process is done according to the interval symbol of transmission time. Using the invention, it can reduce the RAM capacity of first interlace, adopt the gate-control clock to process, and save the power consumption.

Description

technical field [0001] The invention relates to a method for deinterleaving and rate matching in a mobile communication system, in particular to a method for deinterleaving and rate matching in a downlink of a WCDMA (Wideband Code Division Multiple Access) communication system. Background technique [0002] In the downlink of the wireless communication system, the encoding and multiplexing processing of the transmission channel mainly includes CRC (Cyclic Redundancy Code, cyclic redundancy check code) addition, channel coding, rate matching, first interleaving, and transmission channel multiplexing Wait. The international standard 3GPP 25.212 of the third generation mobile communication system stipulates the transmission channel multiplexing processing structure of the downlink of the WCDMA communication system. [0003] For a detailed description of the multiplexing and coding of the downlink, please refer to the international standard 3GPP 25.212 of the third generation m...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04L1/00
Inventor 袁学龙
Owner ZTE CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap