Unlock instant, AI-driven research and patent intelligence for your innovation.

Non-volatile memory utilizing high K medium and nanocrystalline floating gate and its manufacture method

A technology of a non-volatile memory and a manufacturing method, which is applied in the field of non-volatile memory and its manufacturing, can solve the problems of low manufacturing efficiency, high manufacturing cost, poor compatibility, etc., and achieves cost saving, is beneficial to heat dissipation, structure and manufacturing process. simple effect

Inactive Publication Date: 2008-11-26
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF5 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0014] However, the preparation of nanocrystalline particles by the above method generally has the disadvantages of complex production process, high production cost, low production efficiency, or difficult process control during the production process, or poor feasibility and poor compatibility with traditional CMOS processes.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Non-volatile memory utilizing high K medium and nanocrystalline floating gate and its manufacture method
  • Non-volatile memory utilizing high K medium and nanocrystalline floating gate and its manufacture method
  • Non-volatile memory utilizing high K medium and nanocrystalline floating gate and its manufacture method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0076] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in further detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0077] As shown in Figure 1, Figure 1 is a structural schematic diagram of a nonvolatile memory utilizing a high-k medium and a nanocrystalline floating gate provided by the present invention, and the nonvolatile memory unit utilizing a high-k medium and a nanocrystalline floating gate includes: silicon The substrate 1, the heavily doped source conductive region 6 and the drain conductive region 7 located at both ends of the silicon substrate 1, and the tunnel dielectric layer 2 covered on the carrier channel between the source conductive region 6 and the drain conductive region 7 , a nanocrystalline floating gate layer 3 covering the tunnel dielectric layer, a control gate dielectric layer 4 covering the nanocrystalline f...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Diameteraaaaaaaaaa
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention relates to the microelectronic technical field, and discloses a nonvolatile memory utilizing high-k dielectrics and nanocrystal floating gates, which comprises a silicon substrate 1, a source conducting area 6, a drain conducting area 7, a tunnel dielectric layer 2 made of high-k material, a nanocrystal floating gate layer 3, a control gate dielectric layer 4 made of high-k materials or SiO2 materials and a gate material layer 5, wherein the source conducting area 6 and the drain conducting area 7 are heavily doped on the silicon substrate, the tunnel dielectric layer 2 made of high-k materials is covered on a carrier channel between the source conducting area and the drain conducting area, the nanocrystal floating gate layer is covered on the tunnel dielectric layer, the control gate dielectric layer 4 is covered on the nanocrystal floating gate layer, and the gate material layer 5 is covered on the control gate dielectric layer. The invention simultaneously discloses a method for producing the nonvolatile memory utilizing high-k dielectrics and nanocrystal floating gates. By using the nonvolatile memory of the invention, memory properties of the floating gate nonvolatile memory, such as the programming / erasing speed, the data retention property, the programming / erasing endurance and the like, are increased, the programming / erasing voltage, the operation time and the operational power consumption are reduced, and further, the nonvolatile memory arises a compromise between the programming / erasing efficiency and the data retention, increases integration level, simplifies fabrication process, and reduces fabrication cost.

Description

technical field [0001] The invention relates to the technical field of microelectronics, in particular to a nonvolatile memory utilizing high-k dielectrics and nanocrystal floating gates and a manufacturing method thereof. Background technique [0002] Floating gate structure memory is a mainstream memory type widely used and generally recognized at present. It is a very important semiconductor component and is widely used in the electronics and computer industries. Due to its own structure and material selection, the traditional floating gate memory has the limitations of requiring fast write / erase operations and long-term high-stability storage, and this contradiction has not been obvious as the technology node shrinks. Improvement limits the development of floating gate memory. [0003] As the feature size enters the nanometer level, how to adapt to the development of the process and improve the performance of writing, reading, erasing and maintaining the stored data whi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/788H01L29/49H01L29/51H01L27/115H01L21/336H01L21/28H01L21/8247
Inventor 胡媛刘明龙世兵杨清华管伟华李志刚刘琦
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI