Differential amplifier circuit and A/D converter
一种差动放大电路、差动放大器的技术,应用在差分放大器、放大器、模/数转换等方向,能够解决变高、速度性能恶化等问题
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment approach 1
[0078] Figure 5 It is an explanatory diagram showing the configuration of a differential amplifier circuit according to Embodiment 1 of the present invention. As shown in the same figure, the differential amplifier circuit 21 according to Embodiment 1 is composed of a differential amplifier DA0 , a replica circuit 4 and a comparator 5 .
[0079] The differential amplifier DA0 has a pair of differential pair transistors (NMOS transistors MN1 and MN2 ). A constant current source 3 is provided between a node N3 that is a source common terminal of the NMOS transistors MN1 and MN2 and the ground potential Vss.
[0080] In addition, PMOS transistors MP1 and MP3 are inserted in parallel between the node N1 serving as the drain of the NMOS transistor MN1 and the power supply Vdd, and PMOS transistors are inserted in parallel between the node N2 serving as the drain of the NMOS transistor MN2 and the power supply Vdd. MP2 and MP4. In this way, the PMOS transistors MP1 to MP4 are pr...
Embodiment approach 2
[0103] FIG. 6 is an explanatory diagram showing the configuration of a differential amplifier circuit according to Embodiment 2 of the present invention. As shown in the figure, the differential amplifier circuit 22 is composed of n (n≧2) differential amplifier stages DA1 to DAn, a replica circuit 6 and a comparator 7 .
[0104]The differential amplifier stages DA1~DAn respectively present the Figure 5 The structure equivalent to the differential amplifier DA0 of Embodiment 1 shown in . However, the reference voltages Vref input to the differential amplifier stages DA1 to DAn are reference voltages generated by a resistor ladder circuit or the like, and are set to different values between the minimum reference voltage VRB and the maximum reference voltage VRT, so that The differential amplifier stages DA1 to DAn become larger (smaller) step by step.
[0105] For example, in the A / D converter shown in FIG. 4 , when the differential amplifier circuit 22 is used as the pream...
Embodiment approach 3
[0124] Figure 7 It is an explanatory diagram showing the configuration of a differential amplifier circuit according to Embodiment 3 of the present invention. As shown in the same figure, the differential amplifier circuit 23 is composed of n (n≧2) differential amplifier stages WDA1 to WDAn having a four-input structure, a replica circuit 6 and a comparator 7 .
[0125] As shown in the figure, each of the differential amplifier stages WDA1 to WDAn has two pairs of differential pair transistors (a set of NMOS transistors MN11 and MN12 and a set of NMOS transistors MN13 and MN14 ).
[0126] The constant current source 13 is set between the node N13 which is a common terminal of the sources of the NMOS transistors MN11 and MN12 (the first one and the other differential transistor) and the ground potential Vss. The constant current source 13 supplies a constant current Iss.
[0127] In addition, between the node N1 that is the drain of the NMOS transistor MN11 and the power sup...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com