Method for testing the stress of side wall of field effect transistor

A field-effect transistor and sidewall technology, which is applied in the field of testing field-effect transistor sidewall stress, can solve problems such as troublesome design and different threshold voltages of transistors, achieve high realizability, and solve the effect of timely detection of sidewall quality
CN101540292BInactive Publication Date: 2011-01-26PEKING UNIV
1 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
PEKING UNIV
Publication Date
2011-01-26
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention provides a method for testing the stress of side walls of a field effect transistor, belonging to the technical field of the field effect transistor preparation. The method comprises the following steps: steps are prepared on a substrate to form a grating structure; silicon nitride or silicon oxide is prepared on a grating structure, etched in the anisotropism way to form a side wall structure; a releasing area is defined, and the side wall is released to form a nano-beam structure; the material young modulus, material poisson's ratio and thickness of the nano-beam structure areused for respectively obtaining the axial stress in the nano-beam structure before releasing and the stress gradient along the thickness direction before the nano-beam releases by the measured curve curvature radius, the length before curve and the length after curve of the nano-beam structure, thus obtaining the stress of the side wall. The method solves the problem that the side wall structure stress in the strained silicon device research can not be tested, and is beneficial for increasing the design capability of an integrated circuit.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to field effect transistor (MOSFET-Metal Oxide Silicon Field Effect Transistor, MOSFET for short) technology, in particular to a method for testing side wall stress of field effect transistor. Background technique

[0002] Microelectronics technology has achieved rapid development driven by application requirements for decades. With the development of integrated circuit technology, the operating frequency and integration of devices have been greatly improved. However, with the continuous expansion of the scale of the circuit system, the performance requirements of the system for the device and the circuit are also getting higher and higher. Traditional materials and structural devices have great limitations in channel mobility. The speed of traditional bulk silicon material devices cannot be broken through, because the low mobility of silicon material itself greatly affects the speed of integrated circuit circuits. The strained ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More