Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for forming insulating structure and semiconductor structure

An insulating structure, semiconductor technology, applied in the direction of semiconductor devices, semiconductor/solid-state device manufacturing, semiconductor/solid-state device components, etc.

Active Publication Date: 2009-11-25
UNITED MICROELECTRONICS CORP
View PDF0 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, on the one hand, the cost of using an additional photomask to define the position of the insulating structure is saved; on the other hand, the first oxide layer and the first silicon layer can be precisely formed in a self-alignment manner. On the deep trench, the alignment problem between the insulating structure and the trench capacitor is automatically solved, and the requirement that the insulating structure can accurately cover the deep trench capacitor is perfectly met

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for forming insulating structure and semiconductor structure
  • Method for forming insulating structure and semiconductor structure
  • Method for forming insulating structure and semiconductor structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The present invention is to provide a novel method of forming a self-aligned insulating structure for via gates, which avoids the use of additional photomasks to define the position of the insulating structure, and solves the problem of the isolation structure and the depth of the insulating structure. The problem of alignment between trench capacitors, and the shallow trench isolation and deep trench capacitance will not be exposed before the insulation structure is completed, which can effectively protect the exposed shallow trench isolation and deep trench capacitance from ion trap implantation, Cleaning, high-temperature tempering and other process damage can greatly improve the yield rate of dynamic random access memory (DRAM) and other processes.

[0028] Figure 9-17 A preferred embodiment of the method of forming the insulating structure of the present invention is illustrated. First, if Figure 9 As shown, a substrate 301 is provided. The substrate 301 inclu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for forming an insulating structure and a semiconductor structure, in particular a method for forming a self-alignment structure of a passing gate. The method for forming the insulating structure comprises: a first step of providing a substrate, in which deep trenches filled with a silicon material and shallow trench isolators adjoined with the deep trenches are arranged inside the substrate, and a patterned pad oxide layer and a hard mask which define openings of the deep trenches together are arranged on the substrate sequentially; a step of oxidization, in which first oxide layers are formed on the surfaces of the silicon material in the deep trenches to serve as the insulating structure of the passing gate; a step of forming first silicon layers in the openings to cover the first oxide layers; and a step of removing the hard mask.

Description

technical field [0001] The present invention relates to a method of forming an insulating structure. In particular, the present invention relates to a method of forming a self-aligned insulating structure for a passing gate. Background technique [0002] In the development of the dynamic random access memory (DRAM) process, in order to increase the component density on the chip, the word line (word line) will be arranged to "pass" other deep trench capacitors that are not controlled by the word line from above, so as to Effectively improve integration. figure 1 That is, the word line passes through other deep trench capacitors not controlled by the word line from above. like figure 1 As shown, on the layout pattern, respective word lines 101 cross over the active area 102, the deep trench capacitor 103 and the shallow trench isolation (STI), wherein when the deep trench capacitor 103 has not yet been fabricated, only the shallow Trench isolation (STI) and active region 1...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/8242H01L21/768H01L21/76H01L27/108H01L23/522H10B12/00
Inventor 王鸿钧
Owner UNITED MICROELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products