Symmetrical three-section voltage vector pulse width modulation method for three-level PWM rectifier

A voltage vector, pulse width modulation technology, applied in electrical components, output power conversion devices, AC power input into DC power output and other directions, can solve the problem of DC side midpoint potential imbalance and other issues

Inactive Publication Date: 2009-12-30
XIAN UNIV OF TECH
View PDF0 Cites 31 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] The purpose of the present invention is to propose a voltage vector pulse width modulation method for symmetrical three-zone three-level PWM rectifiers, to solve the problem of DC side neutralization caused by neutral vectors in the pulse width modulation technology of existing diode-clamped three-level PWM rectifiers. The problem of unbalanced point potential makes the voltage vector pulse width modulation method itself achieve the self-balance of the midpoint potential of the DC side

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Symmetrical three-section voltage vector pulse width modulation method for three-level PWM rectifier
  • Symmetrical three-section voltage vector pulse width modulation method for three-level PWM rectifier
  • Symmetrical three-section voltage vector pulse width modulation method for three-level PWM rectifier

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0127] Embodiment: DSP adopts TMS320×LF2407A of TI Company. CPLD adopts the MAXII EPM1270 144C5N chip of ALTERA Company, which has 1270 logic units and 144 pins, including 116 I / O ports, clock frequency is 10MHz, and gate-level delay is less than 10ns, which can meet the requirements of three-level PWM rectifier system real-time requirements. The simulation software adopts Quartus II of ALTERA Company, and the hardware description language is Verilog HDL, which automatically generates modules and evaluation reports.

[0128] Rectifier parameters: grid phase voltage U 2 =30V, frequency f=50Hz; series reactance L s =10mH; DC output filter capacitor C 1 =C 2 =2000μF, load R=62Ω, inductance L=55mH, ​​DC side given voltage U dc =110V, switching frequency f=2kHz.

[0129] Figure 10 a. Figure 10 b. Figure 10 c are the waveform diagrams under the symmetrical three-zone voltage vector pulse width modulation method, where Figure 10 a is the supply voltage u of the three-le...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a symmetrical three-section voltage vector pulse width modulation method for a three-level PWM rectifier, which comprises the following steps: 1. voltage vector area division: dividing one sector according to every 60 degrees, setting up three small areas in each sector, and calculating by taking quadrant as a unit; 2. voltage vector synthesis: using the adjacent three-voltage vector synthesis of each area according to the areas divided in the step one; 3. voltage vector acting time calculation: calculating the acting time of each synthesized voltage vector of each area according to V-t characteristics; and 4. voltage vector pulse width modulation: utilizing the voltage vector acting time calculated in the step three to carry out the voltage vector pulse width modulation, i.e. realizing the voltage vector pulse width modulation by a DSP+CPLD three-level PWM rectifier system based on a logical approach. The method realizes the self-balancing of the voltage vector pulse width modulation; the voltage vector subareas are fewer, and the algorithm is simple.

Description

technical field [0001] The invention belongs to the technical field of electric power electronics, and relates to a voltage vector pulse width modulation method for symmetrical three-zone three-level PWM rectifiers. Background technique [0002] Diode-clamped three-level PWM rectifiers are beginning to be used in medium and high voltage AC speed regulation, reactive power compensation, super Conductive energy storage, wind power generation and other fields. However, the imbalance of the midpoint potential on the DC side of the three-level PWM rectifier, that is, the unequal voltages of the two capacitors on the DC side, directly affects the performance of the rectifier and its load, and even endangers the reliability of the entire device in severe cases. [0003] From the mathematical model and topology structure of the DC side midpoint potential of the three-level PWM rectifier, there are two factors that cause the DC side midpoint potential imbalance: one is the rectifier...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H02M7/155
Inventor 伍文俊钟彦儒段博王建渊孙向东张晓斌李洁
Owner XIAN UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap