Method for manufacturing semiconductor interconnection structure
An interconnection structure and semiconductor technology, applied in the direction of semiconductor devices, semiconductor/solid-state device manufacturing, semiconductor/solid-state device components, etc., can solve the problem of destroying the structure and shape of the dielectric layer, affecting the electrical performance of the device, and the k value of the dielectric layer Problems such as rising to achieve the effect of reducing damage, regular etching groove outline, and avoiding rising
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0020] In the following description, a lot of specific details are given in order to provide a more thorough understanding of the present invention. However, it is obvious to those skilled in the art that the present invention can be implemented without one or more of these details. In other examples, in order to avoid confusion with the present invention, some technical features known in the art are not described.
[0021] Figure 2A-2D The process of fabricating a copper interconnection layer according to an embodiment of the present invention is shown. Such as Figure 2A As shown, a dielectric layer 101 is covered by a CVD method on the previous interconnection layer or active device layer. The dielectric layer 101 is composed of a low-k material, an ultra-low-k material, or a combination thereof. In an example, the dielectric layer 101 includes a black diamond material BD (Black Diamond) and a nitrogen doped carbide NDC (Nitrogen Doped Carbide). More specifically, NDC uses ...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 