Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Bidirectional dual-channel transient voltage suppressor (TVS)

A transient voltage suppression, dual-channel technology, applied in the direction of electric solid-state devices, circuits, electrical components, etc., can solve the problems of losing ESD protection performance, affecting signal integrity, slow data transmission speed, etc., achieving short response time, Effects of reduced parasitic capacitance and high surge absorption capability

Inactive Publication Date: 2012-01-04
ZHEJIANG UNIV
View PDF1 Cites 34 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] However, most of the diode structures in traditional TVS are implanted on the P substrate or on the P epitaxy to form a PN junction, relying on a large PN junction area to carry the large ESD current, or injecting P+ on the N substrate or N epitaxy to form a PN junction. Conclusion; At present, traditional TVS is mainly used in portable electronic products such as mobile phones, MP3 and digital cameras. Due to the slow data transmission speed of these products, the requirements for the parasitic capacitance of TVS are not high, and generally allow (30 ~ 100)pF However, some current high-end digital products basically use high-speed transmission interfaces such as USB2.0, USB3.0, HDMI, etc., such as USB3.0, and the data transmission rate reaches 600MBps, so the parasitic capacitance of TVS is extremely demanding. It must be lower than 3.5pF or even lower, so the traditional TVS with large capacitance value applied to the high-speed transmission interface will affect the signal integrity of the entire system, lose the performance of ESD protection, and can no longer meet this high-speed requirement

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Bidirectional dual-channel transient voltage suppressor (TVS)
  • Bidirectional dual-channel transient voltage suppressor (TVS)
  • Bidirectional dual-channel transient voltage suppressor (TVS)

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030]In order to describe the present invention more specifically, the technical solution of the present invention and its related principles and manufacturing process will be described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0031] Such as figure 1 As shown, a bidirectional dual-channel transient voltage suppressor includes a P+ substrate layer 10, and the P+ substrate layer 10 is sequentially provided with a first isolation groove 31, a first N+ buried layer 11, and a second isolation groove from left to right. 32. The first P-epitaxial region 01, the third isolation trench 33, the second P-epitaxial region 02, the fourth isolation trench 34, the third P-epitaxial region 03, the fifth isolation trench 35, and the second N+ buried layer 12 , the sixth isolation groove 36;

[0032] The first N+ buried layer 11 and the second N+ buried layer 12 are respectively provided with a first N implanted region 21 and a second N implant...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Doping concentrationaaaaaaaaaa
Doping concentrationaaaaaaaaaa
Widthaaaaaaaaaa
Login to View More

Abstract

The invention discloses a bidirectional dual-channel transient voltage suppressor (TVS), which comprises a P+ substrate layer, wherein a first N+ buried layer, a first P- epitaxial region, a second P- epitaxial region, a third P- epitaxial region and a second N+ buried layer are sequentially arranged on the P+ substrate layer from left to right; a first N injection region and a second N injection region are arranged on the first N+ buried layer and the second N+ buried layer respectively; a first N+ active injection region and a second N+ active injection region are arranged on the first P- epitaxial region and the third P- epitaxial region respectively; and a first P+ active injection region, a second P+ active injection region and a third P+ active injection region are arranged on the first N injection region, the second P- epitaxial region and the second N injection region respectively. Due to the adoption of a combined structure of a Zener voltage-regulator tube and a low-capacitance diode, the parasitic capacitance of the TVS is further reduced, on resistance is reduced, and the clamp characteristic of the TVS is improved; and the TVS can be widely applied to static electricity protection of certain portable equipment and high-speed interfaces.

Description

technical field [0001] The invention belongs to the technical field of electrostatic protection for integrated circuits, and in particular relates to a bidirectional and dual-channel transient voltage suppressor. Background technique [0002] With the rapid development of electronic information technology, the current semiconductor devices tend to be miniaturized, high-density and multi-functional, especially for applications such as fashion consumer electronics and portable products that have strict requirements on the motherboard area, they are vulnerable to electrostatic discharge (ESD) )Impact. Static electricity exists all the time and everywhere. In the 1960s, with the emergence of MOS devices that are very sensitive to static electricity, the problem of static electricity also appeared. In the 1970s, the problem of static electricity became more and more serious. The density of the circuit is getting bigger and bigger. On the one hand, the thickness of the silicon di...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L27/02
Inventor 董树荣吴健苗萌马飞
Owner ZHEJIANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products