Pretreatment method for SiGe selective epitaxial growth

An epitaxial growth and selective technology, which is applied in the fields of electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of reducing the critical dimension of sidewalls, affecting the performance of key devices, etching silicon nitride sidewalls, etc., and achieving improved strain effect, improve quality, simple and easy process

An epitaxial growth and selective technology, which is applied in the fields of electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of reducing the critical dimension of sidewalls, affecting the performance of key devices, etching silicon nitride sidewalls, etc., and achieving improved strain effect, improve quality, simple and easy process

CN102496574AInactive Publication Date: 2012-06-13SHANGHAI HUALI MICROELECTRONICS CORP

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Pretreatment method for SiGe selective epitaxial growth
  • Pretreatment method for SiGe selective epitaxial growth
  • Pretreatment method for SiGe selective epitaxial growth

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] In order to make the above objects, features and advantages of the present invention more comprehensible, specific implementations of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0027] In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, the present invention can be implemented in many other ways different from those described here, and those skilled in the art can make similar extensions without violating the connotation of the present invention, so the present invention is not limited by the specific implementations disclosed below.

[0028] Secondly, the present invention is described in detail using schematic diagrams. When describing the embodiments of the present invention in detail, for the convenience of explanation, the cross-sectional view showing the device structure will not be partially enlarged accordi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a pretreatment method for SiGe selective epitaxial growth. The method comprises the following steps that: hydrogen plasma is introduced into a device in a reaction cavity; chemical reaction is carried out on a native oxide on the device and the hydrogen plasma and then steam is generated and is volatilized; and SiGe selective epitaxial growth is carried out on source / drain regions of the device. According to the above-mentioned technical scheme, etching on a side wall by the plasma during the pretreatment process can be avoided, so that the quality of SiGe film growth can be improved.

Description

technical field [0001] The invention belongs to the field of semiconductor integrated circuit manufacturing, and in particular relates to a pretreatment method before selective epitaxial growth of germanium and silicon, so as to avoid etching of side walls by plasma during the pretreatment process and improve the growth quality of germanium and silicon thin films. Background technique [0002] As the integration process technology enters the deep submicron process conditions, the conventional shrinking method encounters a series of problems centered on the short channel effect. For example, when the device is further scaled, the improvement of the mobility becomes the key to maintain the performance of the transistor as the current density increases. In recent years, since strain engineering technology (Strain Engineering) can be used in 45nm and below processes, by introducing local unidirectional tensile or compressive stress into the channel of MOSFET in the source / drain ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
13 Jun 2012
Publication
CN102496574A
IPC
H01L21/336; H01L21/20
Inventors
张文广; 郑春生