Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Digital integrated circuit chip testing system

A technology for testing integrated circuits and chips, which is applied in the direction of measuring electricity, measuring devices, and measuring electrical variables, etc. It can solve the problems of cumbersome test operations, complex functions, and difficulty in understanding test methods and processes.

Inactive Publication Date: 2012-07-04
BEIJING CEC HUADA ELECTRONIC DESIGN CO LTD
View PDF4 Cites 48 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] At present, most of the integrated circuit test systems have complex functions and cumbersome test operations. It is necessary to learn specialized technical knowledge to perform relevant test operations, and it is not easy to understand the test methods and processes.
In addition, the high test cost is also a waste for the test of some small and medium digital chips

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Digital integrated circuit chip testing system
  • Digital integrated circuit chip testing system
  • Digital integrated circuit chip testing system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] One of the purposes of the present invention is to provide a low-cost, easy-to-operate automatic small digital integrated circuit machine test system device and its method, so as to realize the functional test of small digital integrated circuits.

[0028] The test system consists of a host test server and a digital integrated circuit chip tester, the host test server executes the test vector file conversion software, and at the same time serves as the terminal of the digital integrated circuit chip tester; the digital integrated circuit chip tester is based on the CPU processor And signal processor FPGA to realize, it is composed of AC-DC switching power supply, FPGA signal processing bus module, CPU control module and test channel module; among them:

[0029] The host test server is equipped with an interface, and the digital integrated circuit chip tester is connected to the host test server through the interface;

[0030] The AC-DC switching power supply converts th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a test pattern-based testing system for realizing a functional test on a digital integrated circuit. The functional test is mainly used for testing logical functions of a chip under a certain timing sequence, and a basic principle is that the chip is excited by means of test patterns and whether the response of the chip is consistent with expected response is observed. The functional test can cover failure models of extremely high proportion logic circuits. A debugging technology supported one-step testing system comprises two parts, namely test pattern file conversion software applied to a personal computer (PC) and a digital integrated circuit chip testing machine, wherein the digital integrated circuit chip testing machine consists of architectures of a central processing unit (CPU) and a field programmable gate array (FPGA); the CPU is used for storing and converting pattern files, controlling the testing process, communicating with a host, and the like. A pattern controlling logic circuit is realized by an FPGA, the waveform generation, the control of Pattern random access memory (RAM) and sampling control are finished through the FPGA, and a drive and a comparator are controlled so as to test and control a tested object.

Description

technical field [0001] The invention relates to a test system and a test method for a small digital integrated circuit chip. Background technique [0002] The functional test mainly tests the logic function of the chip at a certain timing. The basic principle is to apply stimulus to the chip with the help of vectors and observe whether its response is consistent with the assumption. The functional test can cover the failure model of a very high proportion of logic circuits. No matter how complex the function of the digital integrated circuit is and how complicated the working conditions are, it can be regarded as a binary logic device. Therefore, most of the current test methods, whether it is fault location or functional testing, require the input of test vectors, and the digital integrated circuit test system is actually a platform for vector generation, test vector excitation to the object under test, and test result comparison . [0003] The so-called test vector is a ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G01R31/3177
Inventor 边海波张华庆李焕春
Owner BEIJING CEC HUADA ELECTRONIC DESIGN CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products