Multilayer spacer type IC (Integrated Circuit) chip stacked package of substrate and production method of package

A chip stacking and packaging technology, applied in the field of multi-layer spacer IC chip stacking and packaging, can solve problems such as poor insulation performance, affecting the height of bonding wires connecting IC chips and carrier pads, affecting chip heat dissipation, etc. , to achieve the effect of facilitating heat dissipation, solving height problems, and improving insulation performance

Active Publication Date: 2012-07-11
TIANSHUI HUATIAN TECH +1
View PDF6 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] At present, stacked packaging is to directly stack and bond IC chips through adhesive sheets, which affects the height of the bonding wire connecti

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multilayer spacer type IC (Integrated Circuit) chip stacked package of substrate and production method of package
  • Multilayer spacer type IC (Integrated Circuit) chip stacked package of substrate and production method of package
  • Multilayer spacer type IC (Integrated Circuit) chip stacked package of substrate and production method of package

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0103] Example 1

[0104] The chip thickness is reduced from the original wafer thickness to the final thickness of 100μm; the rough grinding range is from the original wafer thickness to 150μm + film thickness, and the rough grinding speed is 2μm / s; the fine grinding thickness ranges from 150μm + film thickness to 100μm + Film thickness, fine grinding speed 0.6μm / s, chip warping prevention process is used during wafer thinning; the roughness of thinned wafer is 0.10mm, using DISC 3350 dicing machine to dicing, using anti-fragmentation , Anti-crack dicing process software control technology, dicing feed speed ≤10mm / s; get separated IC chip with bandage ring; thin the single wafer to make the final thickness 110μm; during the thinning process of single wafer, rough grinding Range from the original thickness of single wafer to 160μm + film thickness, rough grinding speed 3μm / s; fine grinding thickness range from 160μm + film thickness to 110μm + film thickness, fine grinding speed...

Example Embodiment

[0105] Example 2

[0106] The chip thickness is reduced from the original wafer thickness to the final thickness of 100μm; the rough grinding range is from the original wafer thickness to 150μm + film thickness, and the rough grinding speed is 5μm / s; the fine grinding thickness ranges from 150μm + film thickness to 100μm +Adhesive film thickness, fine grinding speed 0.3μm / s, chip warping prevention process is used during wafer thinning; the roughness of the thinned wafer is 0.05mm; double knife dicing machine is used for dicing, and anti- Chip and anti-crack scribing process software control technology, scribing feed speed ≤10mm / s; get separated IC chip with bandage ring. Thin the single wafer to a final thickness of 120μm; during the process of single wafer thinning, the rough grinding range is from the original thickness of the single wafer to 170μm + film thickness, and the rough grinding speed is 5μm / s; the fine grinding thickness ranges from 170μm + film thickness To 120μm...

Example Embodiment

[0107] Example 3

[0108] The chip thickness is reduced from the original wafer thickness to the final thickness of 100μm; the rough grinding range is from the original wafer thickness to 150μm + film thickness, and the rough grinding speed is 3.5μm / s; the fine grinding thickness ranges from 150μm + film thickness to 100μm + film thickness, fine grinding speed 0.45μm / s, chip warping prevention process is used in the process of wafer thinning; the roughness of the thinned wafer is 0.08mm, using A-WD-3000TXB dicing machine Chips; using anti-fragment and anti-crack dicing technology software control technology, dicing feed speed ≤10mm / s; get separated IC chip with bandage ring; thin the single chip to make the final thickness of 100μm; single chip thinning In the process, the rough grinding range is from the original thickness of the single wafer to 150μm + film thickness, and the rough grinding speed is 4μm / s; the fine grinding thickness ranges from 150μm + film thickness to 100μm...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Flow lengthaaaaaaaaaa
Roughnessaaaaaaaaaa
Login to view more

Abstract

The invention discloses a multilayer spacer type IC (Integrated Circuit) chip stacked package of a substrate and a production method of the package. The package comprises a BT (Bismaleimide Triazine) substrate, wherein at least two IC chips are bonded onto a carrier of the BT substrate, all the IC chips are stacked and bonded in sequence, a bonding pad on each IC chip is connected with a bonding pad on the BT substrate through a bonding wire, a plastic package body is fixedly packaged on the BT substrate, and a spacer is bonded between every two adjacent IC chips. The production method comprises the steps of: thinning and scribing wafers and the spacers, bonding the IC chips onto the carrier of the BT substrate, then bonding the spacers onto the IC chips, and bonding the IC chips onto the spacers again to make the stacking layer number meet a use requirement, wherein the processes of baking, plasma cleaning and pressure welding are needed once each IC chip is bonded; and then bonding the IC chips continuously, and performing subsequent procedures by adopting the prior art to prepare the multilayer spacer type IC chip stacked package of the substrate with the required layer number. According to the package disclosed by the invention, the height of the bonding wire is not influenced, and the heat radiation and insulation performances of the chips are improved.

Description

Technical field [0001] The present invention belongs to the field of electronic information automation component manufacturing technology. It involves an IC chip integrated circuit packaging part, which specifically involves a multi -layer IC chip stacking part of a substrate.production method. Background technique [0002] With the expansion of the demand for various mobile phone markets that are smaller, lighter and more efficient and the growth of electronic devices of Palm Computer (PAD), it has promoted the smaller and more functional development of electronic packaging technology.The product is smaller, lighter, and more functional, and it is more and more valued by customers of various packaging companies. Various mobile phone digital cameras, various smart cards and portable instruments are the application fields of stacking packaging products.The multi -functional technology of mobile phones has promoted the rapid development and technological improvement of stack packag...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L25/00H01L23/488H01L23/31H01L21/60H01L21/56
CPCH01L2924/15311H01L2924/181H01L2224/32145H01L2224/45144H01L2224/45147H01L2224/48227H01L2224/73265H01L2924/00014H01L2924/00012H01L2924/00
Inventor 郭小伟朱文辉慕蔚王永忠
Owner TIANSHUI HUATIAN TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap