Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-chip front-mount packaging structure with etching first and packaging without base island and its manufacturing method

A packaging structure and multi-chip technology, which is applied in semiconductor/solid-state device manufacturing, semiconductor/solid-state device components, semiconductor devices, etc., can solve the problem of great differences in material characteristics, stress deformation, and reliability levels that affect reliability, safety capabilities, etc. problems, to achieve the effects of not being easily deformed by stress, reducing environmental pollution, and improving safety

Active Publication Date: 2014-10-29
JCET GROUP CO LTD
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0019] 3. Glass fiber itself is a kind of foaming material, so it is easy to absorb moisture and moisture due to the storage time and environment, which directly affects the safety capability or reliability level of reliability;
[0020] 4. The surface of the glass fiber is covered with a copper foil metal layer thickness of about 50-100 μm, and the etching distance between the metal layer line and the line can only achieve an etching gap of 50-100 μm due to the characteristics of the etching factor (etching factor: minimum The best manufacturing capability is that the etching gap is approximately equal to the thickness of the object being etched, see Figure 38 ), so it is impossible to truly design and manufacture high-density circuits;
[0022]6. Also because the entire substrate material is made of glass fiber, the thickness of the glass fiber layer is obviously increased by 100~150μm, and it cannot be really ultra-thin encapsulation;
[0023]7. Due to the large difference in material characteristics (expansion coefficient) of the traditional glass fiber plus copper foil technology, it is easy to cause stress deformation in the harsh environment process, directly Affects the accuracy of component loading and the adhesion and reliability of components and substrates

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-chip front-mount packaging structure with etching first and packaging without base island and its manufacturing method
  • Multi-chip front-mount packaging structure with etching first and packaging without base island and its manufacturing method
  • Multi-chip front-mount packaging structure with etching first and packaging without base island and its manufacturing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0107] Example 1: No Base Island Single Turn Pin

[0108] Referring to FIG. 22(A) and FIG. 22(B), FIG. 22(A) is a schematic structural diagram of Embodiment 1 of the multi-chip package structure of the present invention, which is etched first and then packaged without a base island. Fig. 22(B) is a top view of Fig. 22(A). It can be seen from Fig. 22(A) and Fig. 22(B) that the multi-chip package structure of the present invention is etched first and then packaged without base island, which includes pin 1, and the front side of the pin 1 is bonded by conductive or non-conductive The substance 2 is provided with a plurality of chips 3, and the fronts of the plurality of chips 3 and the fronts of the pins 1 and between the fronts of the chips 3 and the fronts of the chips 3 are connected with metal wires 4, and the connection between the pins 1 and the pins 1 The area between, the area on the upper part of the pin 1, the area on the lower part of the pin 1, and the outside of the...

Embodiment 2

[0152] Example 2: No base island single turn pin passive device

[0153] Referring to FIG. 23(A) and FIG. 23(B), FIG. 23(A) is a schematic structural diagram of embodiment 2 of the multi-chip package structure of the present invention, which is etched first and then packaged without a base island. FIG. 23(B) is a top view of FIG. 23(A). It can be seen from Fig. 23(A) and Fig. 23(B) that the difference between Embodiment 2 and Embodiment 1 is only that: the conductive bonding material is used to bridge the passive between the pin 1 and the pin 1 The device 9, the passive device 9 may be connected between the front of the pin 1 and the front of the pin 1, or may be connected between the back of the pin 1 and the back of the pin 1.

Embodiment 3

[0154] Example 3: Multiturn pins without base island

[0155] Referring to FIG. 24(A) and FIG. 24(B), FIG. 24(A) is a schematic structural diagram of Embodiment 3 of the multi-chip front-mounting, etching first and packaging without base island packaging structure of the present invention. Fig. 24(B) is a top view of Fig. 24(A). It can be seen from FIG. 24(A) and FIG. 24(B) that the only difference between Embodiment 3 and Embodiment 1 is that the pin 1 has multiple turns.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a first etched and then packaged packaging structure with multiple chips normally installed and base islands buried as well as a preparation method thereof. The structure comprises base islands (1) and pins (2), wherein chips (4) are arranged on the fronts of the base islands (1); the fronts of the chips (4) and the fronts of the pins (2) are connected by metal wires (5); plastic package materials (6) are arranged in the surrounding regions of the base islands (1) and the pins (2) and outside the chips (4) and the metal wires (5); small holes (7) are arranged on the surfaces of the plastic package materials (6) on the lower parts of the pins (2); the small holes (7) are communicated with the backs of the pins (2); metal balls (9) are arranged in the small holes (7); and the metal balls (9) are contacted with the backs of the pins (2). The packaging structure and the preparation method have the following beneficial effects that the preparation cost is reduced; the safety and reliability of the packaging body are improved; environmental pollution is reduced; and design and preparation of high-density circuits are truly achieved.

Description

technical field [0001] The invention relates to a base-less island-free packaging structure and a manufacturing method thereof for multi-chip front-mounting, etching first, and then packaging. It belongs to the technical field of semiconductor packaging. Background technique [0002] The manufacturing process flow of the traditional high-density substrate package structure is as follows: [0003] Step 1, see Figure 26 , take a substrate made of glass fiber material, [0004] Step two, see Figure 27 , opening holes at desired locations on the fiberglass substrate, [0005] Step three, see Figure 28 , coated with a layer of copper foil on the back of the glass fiber substrate, [0006] Step 4, see Figure 29 , fill the conductive material in the position where the glass fiber substrate is punched, [0007] Step five, see Figure 30 , coated with a layer of copper foil on the front of the glass fiber substrate, [0008] Step six, see Figure 31 , coated with a phot...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L23/495H01L23/31H01L21/50
CPCH01L24/97H01L2924/15311H01L2224/48137H01L2224/48091H01L2224/97H01L2224/73265H01L2924/01322H01L2924/181H01L2924/00014H01L2224/85H01L2924/00H01L2924/00012
Inventor 王新潮李维平梁志忠
Owner JCET GROUP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products